WO2004102404A1 - Appareil de transfert de donnees - Google Patents

Appareil de transfert de donnees Download PDF

Info

Publication number
WO2004102404A1
WO2004102404A1 PCT/JP2003/005984 JP0305984W WO2004102404A1 WO 2004102404 A1 WO2004102404 A1 WO 2004102404A1 JP 0305984 W JP0305984 W JP 0305984W WO 2004102404 A1 WO2004102404 A1 WO 2004102404A1
Authority
WO
WIPO (PCT)
Prior art keywords
data transfer
data
peripheral circuit
buffer
request
Prior art date
Application number
PCT/JP2003/005984
Other languages
English (en)
Japanese (ja)
Inventor
Masatoshi Koshiba
Original Assignee
Fujitsu Limited
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Limited filed Critical Fujitsu Limited
Priority to JP2004571843A priority Critical patent/JPWO2004102404A1/ja
Priority to PCT/JP2003/005984 priority patent/WO2004102404A1/fr
Publication of WO2004102404A1 publication Critical patent/WO2004102404A1/fr
Priority to US11/113,196 priority patent/US20050188128A1/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/382—Information transfer, e.g. on bus using universal interface adapter
    • G06F13/385—Information transfer, e.g. on bus using universal interface adapter for adaptation of a particular data processing system to different peripheral devices

Definitions

  • the present invention relates to a data transfer device that transfers data by direct memory access (DMA) transfer.
  • DMA direct memory access
  • a data transfer device directly transfers data between peripheral circuits and memory through a bus without using a CPU as in software transfer (program transfer) in order to perform high-speed and large-capacity data transfer. It has a DMA transfer function to transfer data.
  • the DMA transfer is performed by a DMAC (DMA Controller).
  • DMAC DMA Controller
  • the DMAC requests the CPU to release the bus. If the CPU can release the bus, it passes the right to use the bus to the DMAC and puts the bus into a high-impedance state.
  • the DMAC transfers the data of the peripheral circuit (or memory) that requested the DMA transfer to the memory (or the peripheral circuit that requested the DMA transfer) through the bus.
  • the DMAC returns the right to use the bus to the CPU upon completion of the DMA transfer.
  • a DMAC has a plurality of channels for performing DMA transfer independently of each other, and the priority is determined among the channels. For example, when the DMAC receives a DMA transfer request to a higher-priority channel while a lower-priority channel is performing a DMA transfer, the DMAC determines the minimum unit of transfer block for the lower-priority channel. After the DMA transfer is completed, the higher priority channel is made to perform the DMA transfer. When the DMA transfer of the higher priority channel is completed, the DMAC causes the lower priority channel to continue the interrupted DMA transfer. For example, moving image data used for displaying moving images generally requires data transfer within a certain period of time.
  • a DMA transfer request to a channel with a lower priority may not be accepted. That is, a channel with a low priority cannot perform DMA transfer even if it receives a DMA transfer request.
  • An object of the present invention is to provide a data transfer device capable of reliably transferring data that must be transferred within a certain period.
  • the data transfer device includes a common bus used for data transfer, a storage circuit to which data is transferred via the common bus, a plurality of peripheral circuits, and a data transfer circuit.
  • Each peripheral circuit has a buffer connected to the common bus, and outputs a data transfer request according to the data amount of the buffer.
  • the data transfer circuit performs data transfer between the corresponding buffer and the storage circuit in response to each data transfer request.
  • Each of the low-speed peripheral circuits except the high-speed peripheral circuit with the highest transfer rate among the peripheral circuits outputs a data transfer request after a predetermined time from when the amount of data in the corresponding buffer becomes the amount to output the data transfer request. I do.
  • the high-speed peripheral circuit outputs the data transfer request after a time shorter than a predetermined time after the data amount of the corresponding buffer becomes the amount to output the data transfer request. .
  • the data transfer circuit By delaying the timing at which a low-speed peripheral circuit outputs a data transfer request by a predetermined time, the data transfer circuit can precede a data transfer request from a high-speed peripheral circuit that should normally be accepted after a data transfer request from a low-speed peripheral circuit. Can be accepted. Therefore, the order of the data transfer in response to the data transfer request from the low-speed peripheral circuit and the data transfer in response to the data transfer request from the high-speed peripheral circuit can be switched. As a result, when a high-speed peripheral circuit outputs a data transfer request that is indispensable for a certain period of time, the data transfer can be reliably performed.
  • each low-speed peripheral circuit has a register for setting a predetermined time.
  • Each low-speed peripheral circuit outputs a data transfer request after a predetermined time set in the register, after the amount of data in the buffer reaches the amount to output the data transfer request.
  • the predetermined time can be made variable. Therefore, it is possible to cope with a change in the transfer rate of the low-speed peripheral circuit and a change in the number of data transfer requests that can be accepted by the data transfer circuit.
  • the data transfer circuit preferentially performs data transfer in response to a data transfer request having the highest priority and performs data transfer every time a predetermined amount of data is transferred. Rotate the priority of the data transfer request. Specifically, every time a predetermined amount of data transfer is performed, the data transfer circuit sets the priority of the data transfer request corresponding to the performed data transfer to the lowest, and sets the priority of the other data transfer requests to each. Bring it up. Therefore, data transfer can be reliably performed in response to a data transfer request from any peripheral circuit.
  • the high-speed peripheral circuit outputs the data transfer request immediately after the data amount of the buffer becomes the amount to output the data transfer request. Therefore, it is possible to prevent the data transfer in response to the data transfer request from the high-speed peripheral circuit from being performed unnecessarily late.
  • a peripheral circuit from which data is read from the buffer by data transfer should output a data transfer request when the data in the buffer becomes larger than a predetermined amount. Recognize. Therefore, it is possible to prevent the buffer from overflowing. As a result, the amount of data in the buffer can be optimally controlled, and malfunction of peripheral circuits can be prevented.
  • the data in the buffer of the high-speed peripheral circuit is moving image data. For this reason, in general, moving image data, which is data that must be transferred within a certain period, can be reliably transferred.
  • the data in the buffer of the high-speed peripheral circuit is audio data.
  • voice data which is data that must be transferred within a certain period, can be reliably transferred.
  • the peripheral circuit and the data transfer circuit are formed on individual semiconductor chips. Peripheral circuits and data transfer circuits are separate Even if it is formed on a conductive chip, it is possible to reliably transfer data that must be transferred within a certain period.
  • the peripheral circuit and the data transfer circuit are formed on the same semiconductor chip. Even when the peripheral circuit and the data transfer circuit are formed on the same semiconductor chip, it is possible to reliably transfer data that must be transferred within a certain period.
  • FIG. 1 is a block diagram showing a first embodiment of the data transfer device of the present invention.
  • FIG. 2 is an explanatory diagram illustrating an example of the DMA transfer according to the first embodiment.
  • FIG. 1 shows a first embodiment of the data transfer device of the present invention.
  • the data transfer device 100 has semiconductor chips 10, 12, ROM 14, SDRAM 16 (storage circuit), external bus EBUS and SDRAM dedicated bus SBUS.
  • Semiconductor chip 10 has CPU core 10a, external bus interface 10b, S
  • DRAM interface 10c DMAC 10d (data transfer circuit) and main bus MBUS.
  • the CPU core 10a controls each unit according to a program recorded in the ROM 14, and executes various arithmetic processes.
  • the external bus interface 10b functions as an interface when exchanging data with the ROM 14 and the semiconductor chip 12.
  • the SDRAM interface 10c functions as an interface when exchanging data with the SDRAM 16.
  • the DMAC 10d has channels CH0 to CH2 for performing DMA transfer independently of each other.
  • the activation factors of channels CH0 to CH2 are in DMA transfer requests R0 to R5. Each can be set from 6.
  • channels CH0 to CH2 perform the DMA transfer between the buffer of the peripheral circuit (one of P0 to P5) that output the assigned DMA transfer request and the SDRAM 16. carry out.
  • the channels CH0 to CH2 have, as an initial value, a higher priority as the channel number is smaller, that is, a priority expressed by a relationship of CH0>CHI> CH2.
  • the channel with the highest priority performs the DMA transfer with priority.
  • the main bus MBUS connects the CPU core 10a, the external bus interface 10b, the SDRAM interface 10c, and the DMAC 10d to each other, and enables data transfer between them.
  • the semiconductor chip 12 has an external bus interface 12a, peripheral circuits P0 to P5, and a local bus LBUS (common bus).
  • the external bus interface 12 a functions as an interface for exchanging data with the semiconductor chip 10.
  • the peripheral circuit P0 operates as a video signal input circuit, and has a buffer BUF0 and a register REG0 connected to the local bus LBUS.
  • the value of register REG0 can be set arbitrarily.
  • the peripheral circuit P0 stores moving image data generated from a video signal supplied from a video input terminal (not shown) in a buffer BUF0.
  • the peripheral circuit P0 recognizes that the data transfer request R0 should be output when the data amount of the buffer BUF0 becomes larger than a predetermined amount, and issues the data transfer request R0 after a predetermined time set in the register REG0. Actual output.
  • the channel to which the data transfer request R0 is assigned in the DMAC 10d is responded to by the DMA transfer via the SDRAM dedicated bus SBUS, main bus MBUS, external bus EBUS and local bus LBUS. Then, read data from buffer BUF0 and write the read data to SDRAM16.
  • the peripheral circuit P1 operates as a video signal output circuit and connects to the local bus LBUS. It has a buffer BUF1 and a register REG1 to be connected. The value of register REG1 can be set arbitrarily.
  • the peripheral circuit P1 generates a video signal from the moving image data stored in the buffer BUF1, and outputs the video signal from a video output terminal (not shown).
  • the peripheral circuit P1 recognizes that the data transfer request R1 should be output when the data amount of the buffer BUF1 becomes smaller than a predetermined amount, and after a predetermined time set in the register REG1, requests the data transfer request R1. R1 is actually output.
  • the channel to which the data transfer request R1 in DMAC10d is assigned via the dedicated bus SBUS, the main bus MBUS, the external bus EBUS, and the local bus LBUS in response to the data transfer request R1.
  • Data is read from SDRAM 16 by DMA transfer, and the read data is written to buffer BUF1.
  • the peripheral circuit P2 operates as an audio signal input circuit, and has a buffer BUF2 and a register REG2 connected to the local bus LBUS. The value of register REG2 can be set arbitrarily.
  • the peripheral circuit P2 stores audio data generated from an audio signal supplied from an audio input terminal (not shown) in a buffer BUF2.
  • the peripheral circuit P2 recognizes that the data transfer request R2 should be output when the data amount of the buffer BUF2 becomes larger than a predetermined amount.After a predetermined time set in the register REG2, the peripheral circuit P2 issues the data transfer request R2. Actual output.
  • the channel to which the data transfer request R2 in DMAC10d is assigned is transmitted via the dedicated bus SBUS, the main bus MBUS, the external bus EBUS, and the local bus LBUS in response to the data transfer request R2.
  • Data is read from buffer BUF2 by DMA transfer, and the read data is written to SDRAM16.
  • the peripheral circuit P3 operates as an audio signal output circuit, and has a buffer BUF3 and a register REG3 connected to the local bus LBUS. The value of register REG3 can be set arbitrarily.
  • the peripheral circuit P3 generates an audio signal from the audio data stored in the buffer BUF3 and outputs the audio signal from an audio output terminal (not shown).
  • the peripheral circuit P3 recognizes that the data transfer request R3 should be output when the data amount of the buffer BUF3 becomes smaller than the predetermined amount, and actually executes the data transfer request R3 after a predetermined time set in the register REG3. Output to
  • Peripheral circuit P4 operates as a PC card interface compliant with PCMCIA (Personal Computer Memory Card International Association) 2. ⁇ / JEI DA (Japan Electronic Industry Development Association) 4.2, and a buffer connected to local bus LBUS It has a BUF4 and a register REG4. The value of register REG4 can be set arbitrarily.
  • the peripheral circuit P4 When reading data from the PC card inserted into the PC card slot (not shown), the peripheral circuit P4 stores the data read from the PC card in the buffer BUF4. The peripheral circuit P4 recognizes that the data transfer request R4 should be output when the data amount of the buffer BUF4 becomes larger than the predetermined amount.After a predetermined time set in the register REG4, the peripheral circuit P4 issues the data transfer request R4. Actually output.
  • the channel to which the data transfer request R4 in the DMAC 10d is assigned is transferred by the DMA transfer via the S DRAM dedicated bus SBUS, the main bus MBUS, the external bus EBUS and the local bus LBUS.
  • the peripheral circuit P5 operates as a USB (Universal Serial Bus) 1.1-compliant USB interface, and has a buffer BUF5 and a register REG5 connected to the local bus LBUS.
  • the value of register REG5 can be set arbitrarily.
  • the peripheral circuit P5 recognizes that the data transfer request R5 should be output when the data amount of the buffer BUF5 becomes smaller than a predetermined amount, and after a predetermined time set in the register REG5, the peripheral circuit P5 actually executes the data transfer request R5. Output to.
  • the channel to which the data transfer request R5 in the DMAC 10d has been assigned responds to the data transfer request R5 by DMA transfer via the SDRAM dedicated bus SBUS, main bus MBUS, external bus EBUS and local bus LBUS. And reads data from SDRAM 16 and writes the read data to buffer BUF5.
  • the local path LBUS connects the external bus interface 12a and the peripheral circuits P0 to P5 to each other, and enables data transfer between them.
  • the SDRAM 16 temporarily stores a program to be executed by the CPU lOa, data being processed, and the like.
  • the external bus EBUS connects the semiconductor chips 10 and 12 and the ROM 14 to each other, and enables data transfer between them.
  • the SDRAM dedicated bus SBUS connects the semiconductor chip 10 and the SDRAM 16 to each other, and enables data transfer between them.
  • FIG. 2 shows an example of the DMA transfer when the peripheral circuits P1 and P4 are operated.
  • DMA transfer requests Rl and R4 are assigned to channels CH0 and CHI, respectively. Since the data in the buffer BUF1 of the peripheral circuit P1 is moving image data, high-speed DMA transfer is required for channel CH0, and two DMA transfers must be completed within L1 for a certain period of time. Since the data in the buffer BUF4 of the peripheral circuit P4 is data read from the PC card, channel CH1 does not require high-speed DMA transfer and performs time-free DMA transfer.
  • FIG. 2 shows an example of the DMA transfer in the data transfer device 100 of the present invention.
  • the peripheral circuit P1 recognizes that the data amount of the buffer BUF1 has become smaller than a predetermined amount during the DMA transfer of the channel CH1, and immediately outputs a DMA transfer request R1.
  • the value of the register REG1 is preset to 0 which is smaller than the predetermined time T1.
  • the local path LBUS is occupied by the DMA transfer of channel CH0 after the completion of the DMA transfer of channel CH1.
  • the peripheral circuit P4 recognizes that the data amount of the buffer BUF4 has become larger than a predetermined amount. However, the peripheral circuit P4 does not output the DMA transfer request R4 until the predetermined time T1 has elapsed.
  • the value of register REG4 is Four
  • Predetermined time Tl is preset.
  • the peripheral circuit P1 recognizes that the data amount of the buffer BUF1 has become smaller than a predetermined amount, and immediately outputs a DMA transfer request R1.
  • the local bus LBUS is occupied by DMA transfer of channel CH0. Therefore, channel CH0 can complete two DMA transfers within a certain period of time L1.
  • the peripheral circuit P4 recognizes the elapse of the predetermined time T1, and outputs a DMA transfer request R4.
  • the local bus LBUS is occupied by the DMA transfer of the channel CH1 after the completion of the DMA transfer of the channel CH0.
  • the DMAC 10d rotates the priority between channels every time a predetermined amount of data transfer is performed. For this reason, in FIG. 2 (f), even if the data transfer request R4 conflicts with the data transfer request R1, the DMAClod causes the channel CH1 to perform the DMA transfer. Therefore, the DMAC I Od reliably executes the DMA transfer in response to any data transfer request assigned to the channels CH0 and CHI.
  • FIG. 2 shows an example of a DMA transfer before applying the present invention. Therefore, when the peripheral circuit P4 recognizes that the data amount of the buffer BUF4 has become smaller than the predetermined amount, the peripheral circuit P4 immediately outputs the DMA transfer request R4.
  • the peripheral circuit P1 recognizes that the data amount of the buffer BUF1 has become smaller than a predetermined value while performing the DMA transfer of the channel CH1, and immediately outputs the DMA transfer request R1.
  • the local path LBUS is occupied by the DMA transfer of the channel CH0 after the completion of the DMA transfer of the channel CH1.
  • the peripheral circuit P4 recognizes that the data amount of the buffer BUF1 has become smaller than the predetermined amount during the DMA transfer of the channel CHI, and immediately outputs the DMA transfer request R4.
  • the local bus LBUS is occupied by DMA transfer of channel CH1.
  • the peripheral circuit P1 recognizes that the data amount of the buffer BUF1 has become smaller than a predetermined amount during the DMA transfer of the channel CH1, and immediately outputs a DMA transfer request R1.
  • the local bus LBUS is occupied by the DMA transfer of the channel CH0 after the completion of the DMA transfer of the channel CH1. Therefore, channel CH0 must complete two DMA transfers within L1 for a certain period. Can not. That is, the video signal output from the video output terminal is interrupted.
  • the DMAC 10d precedes the DMA transfer request R1 that would otherwise be accepted after the DMA transfer request R4. Accept. Therefore, the order in which the DMA transfer performed by the channel CH1 and the DMA transfer performed by the channel CH0 are switched. As a result, channel CH0 reliably completes two DMA transfers within L1 for a certain period.
  • FIG. 3 shows an example of the DMA transfer when the peripheral circuits P3, P4, and P5 are operated.
  • DMA transfer requests R3, R4, and R5 are assigned to channels CH0, CH1, and CH2, respectively. Since the data in the buffer BUF3 of the peripheral circuit P3 is audio data, high-speed DMA transfer is required for channel CH0, and two DMA transfers must be completed within a certain period of time L2. Since the data in the buffer BUF4 of the peripheral circuit P4 is data read from the PC card, channel CH1 does not require high-speed DMA transfer and performs time-free DMA transfer. Since the data in the buffer BUF5 of the peripheral circuit P5 is data to be transmitted to the USB, the channel CH2 does not require a faster DMA transfer than the channel CH1, and performs time-free DMA transfer.
  • the peripheral circuit P4 outputs a DMA transfer request R4 during the execution of the DMA transfer of the channel CH2.
  • the local path LBUS is occupied by the DMA transfer of the channel CH1 after the completion of the DMA transfer of the channel CH2.
  • the peripheral circuit P5 recognizes that the data amount of the buffer BUF5 has become smaller than a predetermined amount. However, the peripheral circuit P5 does not output the DMA transfer request R5 until the predetermined time T3 has elapsed.
  • the value of the register REG5 is preset to a predetermined time T3.
  • the peripheral circuit P3 outputs a DMA transfer request R3 during the execution of the DMA transfer of the channel CH1.
  • the local bus LBUS is occupied by the DMA transfer of the channel CH0 after the completion of the DMA transfer of the channel CH1.
  • the peripheral circuit P4 recognizes that the data amount of the buffer BUF4 has become larger than a predetermined amount. However, the peripheral circuit P4 does not output the DMA transfer request R4 until the predetermined time T2 has elapsed.
  • the value of the register REG4 is set in advance to a predetermined time T2 smaller than the predetermined time T3.
  • the peripheral circuit P3 recognizes that the data amount of the buffer BUF3 has become smaller than a predetermined amount, and immediately outputs a DMA transfer request R3.
  • the value of the register REG3 is preset to 0 which is shorter than the predetermined time T2, # 3.
  • the low-power bus LBUS is occupied by DMA transfer on channel CH0. Therefore, channel CH0 can complete two DMA transfers within a certain period of time L2.
  • the peripheral circuit P4 recognizes the elapse of the predetermined time T2 and outputs a DMA transfer request R4.
  • the local bus LBUS is occupied by the DMA transfer of the channel CH1 after the completion of the DMA transfer of the channel CH0.
  • the peripheral circuit P5 recognizes the elapse of the predetermined time T3 and outputs a DMA transfer request R5.
  • the local bus LBUS is occupied by the DMA transfer of the channel CH2 after the completion of the DMA transfer of the channel CH1.
  • Channel CH0 ensures that two DMA transfers are completed within L1 for a fixed period. Further, by setting the predetermined time T3 of the peripheral circuit P5 to be longer than the predetermined time T2 of the peripheral circuit P4, it is possible to prevent the DMA transfer of the CH1 from being delayed due to the influence of the DMA transfer of the channel CH1.
  • the first embodiment has the following advantages.
  • the DMAC 10d precedes the data transfer request from the high-speed peripheral circuit that should normally be accepted after the data transfer request from the low-speed peripheral circuit. Can be accepted at any time. Therefore, the order in which the data transfer in response to the data transfer request from the low-speed peripheral circuit and the data transfer in response to the data transfer request from the high-speed peripheral circuit can be changed.
  • a high-speed peripheral circuit outputs a transfer request for data that must be transferred within a certain period, data (moving image data and audio data) that must be transferred within a certain period can be reliably transferred.
  • the predetermined time from when the data transfer requests R0 to R5 are output to when they are actually output can be varied. Therefore, it is possible to cope with a change in the transfer rate of the peripheral circuits P0 to P5 and a change in the number of acceptable DMA transfer requests (the number of channels) in the DMA CIOd.
  • the DMAC 10d responds to any data transfer request assigned to the channels CH0 to CH2 in order to rotate the priority between channels each time a predetermined amount of DMA transfer is performed. Can be reliably implemented.
  • FIG. 4 shows a second embodiment of the data transfer device of the present invention.
  • the same elements as those described in the first embodiment are denoted by the same reference numerals, and detailed description thereof will be omitted.
  • the data transfer device 200 has a semiconductor chip 30, a ROM 14, an SDRAM 16 (memory circuit), an external bus EBUS, and a dedicated bus SBUS for SRAM.
  • the semiconductor chip 30 includes a CPU core 10a, an external bus interface 10b, an SDRAM interface 10c, a DMAC 10d (data transfer circuit), a bus bridge BB, peripheral circuits P0 to P5, a main path MBUS and a local bus. It has a bus LBUS (common bus). That is, in the data transfer device 200, DMAC I O d Peripheral circuits P0 to P5 are formed on the same semiconductor chip 30.
  • the data transfer device 200 is different from the data transfer device 200 in that the DMAC 1d and the peripheral circuits P0 to P5 are formed on separate semiconductor chips 10 and 20 except that the DMA transfer path is different.
  • the operation is the same as that of the data transfer device 100 of the first embodiment.
  • the bus bridge BB functions as an interface for exchanging data between the main bus MBUS and the low-power bus LBUS. Accordingly, the channels CH0 to CH2 of the DMA C Od respond to the assigned DMA transfer request.
  • the assigned DMA via the local bus LBUS, the main bus MBUS, and the dedicated path SBUS for the DRAM. Executes DMA transfer between the buffer of the peripheral circuit that has output the transfer request and SDRAM 16.
  • the peripheral circuit P4 (or the peripheral circuit P5) operates as a PC card interface (or a USB interface).
  • the present invention is not limited to such an embodiment.
  • the peripheral circuit P4 (or the peripheral circuit P5) operates as an I 2 C (Inter Integrated Circuit) interface that does not require much high-speed DMA transfer between the buffer BUF4 (or the buffer BUF5) and the SDRAM 16. Is also good.
  • the data transfer device of the present invention can reliably transfer data that must be transferred within a certain period.
  • the data transfer device of the present invention can cope with a change in the transfer rate of the low-speed peripheral circuit and a change in the number of data transfer requests that can be accepted by the data transfer circuit.
  • the data transfer device of the present invention responds to data transfer requests from any of the peripheral circuits, and can reliably perform data transfer.
  • data from a low-speed peripheral circuit having a high transfer rate can be prevented from being delayed due to the effect of data transfer in response to a data transfer request from a low-speed peripheral circuit with a low transfer rate.

Abstract

L'invention concerne un appareil de transfert de données présentant un circuit de mémorisation vers lequel sont transférées des données via un bus commun, des circuits périphériques et un circuit de transport de données. Chaque circuit périphérique présente un tampon connecté au bus commun et émet une demande de transfert de données d'après la quantité de données du tampon. Le circuit de transfert de données répond à chaque demande de transfert de données afin de mettre en oeuvre le transfert de données entre les tampons correspondants et le circuit de mémorisation. Chaque circuit périphérique à vitesse faible, à l'exception du circuit périphérique à vitesse élevée, ayant une vitesse de transfert la plus élevée hors des circuits périphériques émet une demande de transfert de données dans un temps prédéterminé une fois que la quantité de données dans le tampon atteint une quantité de données à émettre. Le circuit périphérique à vitesse élevée émet une demande de transfert de données en un temps plus court que le temps prédéterminé une fois que la quantité de données tampon atteint une quantité de données dans le tampon à émettre. Ainsi, lors des transferts de données par la demande du circuit périphérique à vitesse faible et celle de transfert de données par la demande du circuit périphérique à vitesse élevée sont modifiés. Ainsi, les données qui doivent impérativement être transférées dans une période fixe sont transmises en toute sécurité.
PCT/JP2003/005984 2003-05-14 2003-05-14 Appareil de transfert de donnees WO2004102404A1 (fr)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP2004571843A JPWO2004102404A1 (ja) 2003-05-14 2003-05-14 データ転送装置
PCT/JP2003/005984 WO2004102404A1 (fr) 2003-05-14 2003-05-14 Appareil de transfert de donnees
US11/113,196 US20050188128A1 (en) 2003-05-14 2005-04-25 Data transfer apparatus

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/JP2003/005984 WO2004102404A1 (fr) 2003-05-14 2003-05-14 Appareil de transfert de donnees

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US11/113,196 Continuation US20050188128A1 (en) 2003-05-14 2005-04-25 Data transfer apparatus

Publications (1)

Publication Number Publication Date
WO2004102404A1 true WO2004102404A1 (fr) 2004-11-25

Family

ID=33446527

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2003/005984 WO2004102404A1 (fr) 2003-05-14 2003-05-14 Appareil de transfert de donnees

Country Status (2)

Country Link
JP (1) JPWO2004102404A1 (fr)
WO (1) WO2004102404A1 (fr)

Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6267653A (ja) * 1985-09-20 1987-03-27 Ricoh Co Ltd バス制御方式
JPS6454562A (en) * 1987-08-26 1989-03-02 Fujitsu Ltd Data transfer control system
JPH023851A (ja) * 1988-06-17 1990-01-09 Fujitsu Ltd ダイレクトメモリアクセス装置
JPH0581167A (ja) * 1991-01-08 1993-04-02 Matsushita Electric Ind Co Ltd データ伝送処理装置
JPH05120206A (ja) * 1991-10-25 1993-05-18 Nec Corp Ｄｍａコントローラ
JPH05204833A (ja) * 1992-01-28 1993-08-13 Nec Kyushu Ltd ダイレクトメモリアクセス転送制御装置
JPH07114510A (ja) * 1993-10-19 1995-05-02 Hitachi Ltd Ｆｉｆｏしきい値制御ｄｍａ制御方式
US5412610A (en) * 1993-06-29 1995-05-02 Mitsubishi Denki Kabushiki Kaisha Serial data transfer device
JPH08129522A (ja) * 1994-10-31 1996-05-21 Victor Co Of Japan Ltd マルチメディアデータの転送方法
WO2001044957A1 (fr) * 1999-12-17 2001-06-21 Sony Corporation Dispositif et procede de traitement de l'information et support d'enregistrement associe

Patent Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6267653A (ja) * 1985-09-20 1987-03-27 Ricoh Co Ltd バス制御方式
JPS6454562A (en) * 1987-08-26 1989-03-02 Fujitsu Ltd Data transfer control system
JPH023851A (ja) * 1988-06-17 1990-01-09 Fujitsu Ltd ダイレクトメモリアクセス装置
JPH0581167A (ja) * 1991-01-08 1993-04-02 Matsushita Electric Ind Co Ltd データ伝送処理装置
JPH05120206A (ja) * 1991-10-25 1993-05-18 Nec Corp Ｄｍａコントローラ
JPH05204833A (ja) * 1992-01-28 1993-08-13 Nec Kyushu Ltd ダイレクトメモリアクセス転送制御装置
US5412610A (en) * 1993-06-29 1995-05-02 Mitsubishi Denki Kabushiki Kaisha Serial data transfer device
JPH07114510A (ja) * 1993-10-19 1995-05-02 Hitachi Ltd Ｆｉｆｏしきい値制御ｄｍａ制御方式
JPH08129522A (ja) * 1994-10-31 1996-05-21 Victor Co Of Japan Ltd マルチメディアデータの転送方法
WO2001044957A1 (fr) * 1999-12-17 2001-06-21 Sony Corporation Dispositif et procede de traitement de l'information et support d'enregistrement associe

Also Published As

Publication number Publication date
JPWO2004102404A1 (ja) 2006-07-13

Similar Documents

Publication Publication Date Title
US7072996B2 (en) System and method of transferring data between a processing engine and a plurality of bus types using an arbiter
JP4322451B2 (ja) Ｄｓｐメモリ間あるいはｄｓｐメモリとｃｐｕ用メモリ（ｄｐｒａｍ）間データ転送方式
US20020184453A1 (en) Data bus system including posted reads and writes
KR20040044366A (ko) 공유 메모리 데이터 전송장치
EP2517113B1 (fr) Système de gestion de mémoire offrant un accès direct et géré à une mémoire de stockage locale
US7725621B2 (en) Semiconductor device and data transfer method
CN108304334B (zh) 应用处理器和包括中断控制器的集成电路
JP3953832B2 (ja) メディア媒体用インタフェースカード
US20050144338A1 (en) Data transfer apparatus
JP3952226B2 (ja) バス通信システム
JPH04233059A (ja) 情報処理装置
US8756356B2 (en) Pipe arbitration using an arbitration circuit to select a control circuit among a plurality of control circuits and by updating state information with a data transfer of a predetermined size
US6584512B1 (en) Communication DMA device for freeing the data bus from the CPU and outputting divided data
US20050188128A1 (en) Data transfer apparatus
WO2004102404A1 (fr) Appareil de transfert de donnees
JP2011524038A (ja) 複数のプロセスからメモリ領域へのアクセスを制御する方法、及び、本方法を実現するためのメッセージメモリを備えた通信モジュール
US20180336147A1 (en) Application processor including command controller and integrated circuit including the same
JP4793798B2 (ja) マイクロコンピュータ
JP2002149623A (ja) マイクロコンピュータ
TWI230863B (en) Input/output system and method for transferring control and data, and arbiter for coordinating data communication
JP2002342266A (ja) データプロセッサ
JPH02207363A (ja) データ転送制御方式、デバイスコントローラ、およびメモリ・コントローラ
JP4862593B2 (ja) データ転送装置及び画像形成装置
JP4190969B2 (ja) バスシステム及びａｍｂａにおけるバス調停システム
JP4514411B2 (ja) バス間通信インタフェース装置

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): JP US

WWE Wipo information: entry into national phase

Ref document number: 2004571843

Country of ref document: JP

WWE Wipo information: entry into national phase

Ref document number: 11113196

Country of ref document: US