WO2004043121A1 - プリント配線板とその製造方法 - Google Patents
プリント配線板とその製造方法 Download PDFInfo
- Publication number
- WO2004043121A1 WO2004043121A1 PCT/JP2003/014126 JP0314126W WO2004043121A1 WO 2004043121 A1 WO2004043121 A1 WO 2004043121A1 JP 0314126 W JP0314126 W JP 0314126W WO 2004043121 A1 WO2004043121 A1 WO 2004043121A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- conductor
- insulating layer
- hole
- opening
- layer
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/42—Plated through-holes or plated via connections
- H05K3/421—Blind plated via connections
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/42—Plated through-holes or plated via connections
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/095—Conductive through-holes or vias
- H05K2201/09509—Blind vias, i.e. vias having one side closed
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/095—Conductive through-holes or vias
- H05K2201/09563—Metal filled via
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/03—Metal processing
- H05K2203/0353—Making conductive layer thin, e.g. by etching
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4644—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
Definitions
- the present invention generally relates to a printed wiring board and a method for manufacturing the same, and more particularly, to a multilayer printed wiring board having a via hole for electrical connection between conductor layers separated by an insulating layer, and a method for manufacturing the same About.
- the conductor portion 22 has a shape like a screw head (has a fringe region 21), a synergistic effect is generated due to a difference in thermal expansion coefficient between the insulating layer and the conductor layer. It becomes stronger against tensile force (in the direction of arrow 23).
- the conductor portion 22 can be enlarged up to the size indicated by the dotted line 24 in FIG. That is, the diameter L of the conductor portion 22 (the diameter of the joint surface 24) can be expanded up to the width L2 of the conductor 12 at the maximum. Further, the thickness H of the conductor portion 22 can be expanded up to the maximum thickness HI of the conductor 12.
- step (f) the openings 30 are filled and at least A second conductor layer 15 is formed to cover the surface 17 of the second insulating layer 14 around the inner peripheral surface 16 and the opening 13 of the hole.
- the second conductor layer 15 is formed by, for example, a plating method.
- the conductor layer 15 on the insulating layer 14 is formed into a predetermined pattern by a photolithography (switching) technique.
- the conductor layer 15 is connected to another conductor layer on the insulation layer 14. As a result, electrical connection between the upper and lower sides of the insulating layer is established via the conductor layer 15.
- the conductor 15 has a fringe region 21 joined to the surface 20 of the insulating layer 14 at the outer peripheral portion 20 of the opening of the insulating layer 14 at the bottom of the hole 13.
- the width (diameter) L2 of the conductor layer 12 is about 95 micrometers, and its thickness HI is about 13 micrometers.
- the thickness H2 of the insulating layer 14 is about 35 micrometers.
- the depth H5 of the conductor portion 22 of the conductor layer 12 is about 5 micrometers, and the diameter L is about 57 micrometers.
- the conductor layers 12 and 15 are copper plating layers.
- the insulating layer 14 is a resin layer. The manufacturing process using the pattern and plate method for the via in Fig. 5 is shown below.
- a circuit pattern including the conductor layer 12 is formed by etching a land conductor or patterning a plate method.
- the insulating layer 14 is formed by pressing and curing the insulating layer film.
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
Abstract
Description
Claims
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE10393589T DE10393589T5 (de) | 2002-11-07 | 2003-11-05 | Leiterplatte und Verfahren zu deren Herstellung |
AU2003277566A AU2003277566A1 (en) | 2002-11-07 | 2003-11-05 | Printed wiring board and process for producing the same |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2002-324098 | 2002-11-07 | ||
JP2002324098A JP2004158703A (ja) | 2002-11-07 | 2002-11-07 | プリント配線板とその製造方法 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2004043121A1 true WO2004043121A1 (ja) | 2004-05-21 |
Family
ID=32310434
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2003/014126 WO2004043121A1 (ja) | 2002-11-07 | 2003-11-05 | プリント配線板とその製造方法 |
Country Status (7)
Country | Link |
---|---|
JP (1) | JP2004158703A (ja) |
KR (1) | KR20050059246A (ja) |
CN (1) | CN1706230A (ja) |
AU (1) | AU2003277566A1 (ja) |
DE (1) | DE10393589T5 (ja) |
TW (1) | TWI228022B (ja) |
WO (1) | WO2004043121A1 (ja) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11315718B2 (en) * | 2017-09-29 | 2022-04-26 | Samsung Electro-Mechanics Co., Ltd. | Coil component and method for manufacturing the same |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4973494B2 (ja) * | 2005-03-24 | 2012-07-11 | イビデン株式会社 | 多層プリント配線板 |
JP6383519B2 (ja) * | 2011-06-17 | 2018-08-29 | 住友ベークライト株式会社 | プリント配線板および製造方法 |
JP2016051756A (ja) * | 2014-08-29 | 2016-04-11 | 日本ゼオン株式会社 | 多層プリント配線板およびその製造方法 |
WO2024071007A1 (ja) * | 2022-09-30 | 2024-04-04 | 京セラ株式会社 | 配線基板およびそれを用いた実装構造体 |
WO2024090336A1 (ja) * | 2022-10-28 | 2024-05-02 | 京セラ株式会社 | 配線基板およびそれを用いた実装構造体 |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH09283933A (ja) * | 1996-04-10 | 1997-10-31 | Cmk Corp | プリント配線板 |
US5826330A (en) * | 1995-12-28 | 1998-10-27 | Hitachi Aic Inc. | Method of manufacturing multilayer printed wiring board |
JP2000244127A (ja) * | 1998-12-24 | 2000-09-08 | Ngk Spark Plug Co Ltd | 配線基板および配線基板の製造方法 |
-
2002
- 2002-11-07 JP JP2002324098A patent/JP2004158703A/ja active Pending
-
2003
- 2003-10-30 TW TW092130223A patent/TWI228022B/zh not_active IP Right Cessation
- 2003-11-05 WO PCT/JP2003/014126 patent/WO2004043121A1/ja active Application Filing
- 2003-11-05 AU AU2003277566A patent/AU2003277566A1/en not_active Abandoned
- 2003-11-05 CN CNA2003801016967A patent/CN1706230A/zh active Pending
- 2003-11-05 KR KR1020057005970A patent/KR20050059246A/ko active IP Right Grant
- 2003-11-05 DE DE10393589T patent/DE10393589T5/de not_active Withdrawn
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5826330A (en) * | 1995-12-28 | 1998-10-27 | Hitachi Aic Inc. | Method of manufacturing multilayer printed wiring board |
JPH09283933A (ja) * | 1996-04-10 | 1997-10-31 | Cmk Corp | プリント配線板 |
JP2000244127A (ja) * | 1998-12-24 | 2000-09-08 | Ngk Spark Plug Co Ltd | 配線基板および配線基板の製造方法 |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11315718B2 (en) * | 2017-09-29 | 2022-04-26 | Samsung Electro-Mechanics Co., Ltd. | Coil component and method for manufacturing the same |
Also Published As
Publication number | Publication date |
---|---|
AU2003277566A1 (en) | 2004-06-07 |
DE10393589T5 (de) | 2005-12-22 |
CN1706230A (zh) | 2005-12-07 |
KR20050059246A (ko) | 2005-06-17 |
JP2004158703A (ja) | 2004-06-03 |
TWI228022B (en) | 2005-02-11 |
TW200420206A (en) | 2004-10-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR101551898B1 (ko) | 배선 기판, 반도체 장치 및 이들의 제조 방법 | |
JP2000040868A (ja) | プリント配線板 | |
US20080128288A1 (en) | Method of manufacturing a multi-layer wiring board using a metal member having a rough surface | |
JP5221887B2 (ja) | 配線基盤の製造方法 | |
JP4624217B2 (ja) | 回路基板の製造方法 | |
KR20020083889A (ko) | 프린트 배선기판의 도전성 페이스트와 랜드 사이의 접착력개선 및 그 제조방법 | |
WO2014041601A1 (ja) | 部品内蔵基板の製造方法及びこの方法を用いて製造した部品内蔵基板 | |
WO2004043121A1 (ja) | プリント配線板とその製造方法 | |
JP4488187B2 (ja) | ビアホールを有する基板の製造方法 | |
US6651324B1 (en) | Process for manufacture of printed circuit boards with thick copper power circuitry and thin copper signal circuitry on the same layer | |
US6987030B2 (en) | Method of manufacturing semiconductor device | |
JP3339422B2 (ja) | 配線基板及びその製造方法 | |
JPH10284842A (ja) | 多層配線回路板の製造方法 | |
US20040036158A1 (en) | Tab tape, method of making same and semiconductor device | |
JP2005072085A (ja) | 配線基板の製造方法、及び配線基板 | |
JP4029005B2 (ja) | 配線基板の製造方法 | |
JP2000165045A (ja) | プリント配線基板 | |
JPH10326971A (ja) | プリント配線板 | |
JP2795475B2 (ja) | プリント配線板及びその製造方法 | |
JP2005244124A (ja) | 配線基板の製造方法 | |
KR100468195B1 (ko) | 다층 인쇄 회로 기판을 제조하는 방법 | |
JP2002151618A (ja) | ビルドアッププリント配線板およびその製造方法 | |
JP2003338684A (ja) | プリント基板の製造方法 | |
JPH11284309A (ja) | プリント配線板及びその製造方法 | |
KR100771352B1 (ko) | 인쇄회로기판의 제조방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): BW GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 1020057005970 Country of ref document: KR |
|
WWE | Wipo information: entry into national phase |
Ref document number: 20038A16967 Country of ref document: CN |
|
WWP | Wipo information: published in national office |
Ref document number: 1020057005970 Country of ref document: KR |
|
122 | Ep: pct application non-entry in european phase | ||
RET | De translation (de og part 6b) |
Ref document number: 10393589 Country of ref document: DE Date of ref document: 20051222 Kind code of ref document: P |
|
WWE | Wipo information: entry into national phase |
Ref document number: 10393589 Country of ref document: DE |