WO2000077775A1 - Dispositif de commutation sonore - Google Patents

Dispositif de commutation sonore Download PDF

Info

Publication number
WO2000077775A1
WO2000077775A1 PCT/JP2000/003230 JP0003230W WO0077775A1 WO 2000077775 A1 WO2000077775 A1 WO 2000077775A1 JP 0003230 W JP0003230 W JP 0003230W WO 0077775 A1 WO0077775 A1 WO 0077775A1
Authority
WO
WIPO (PCT)
Prior art keywords
signal
circuit
signals
output
sampling frequency
Prior art date
Application number
PCT/JP2000/003230
Other languages
English (en)
Japanese (ja)
Inventor
Toshiyuki Nomura
Original Assignee
Nec Corporation
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nec Corporation filed Critical Nec Corporation
Priority to AU47789/00A priority Critical patent/AU773996B2/en
Priority to CA002376816A priority patent/CA2376816A1/fr
Priority to EP00929812A priority patent/EP1204095A4/fr
Publication of WO2000077775A1 publication Critical patent/WO2000077775A1/fr

Links

Classifications

    • G—PHYSICS
    • G10—MUSICAL INSTRUMENTS; ACOUSTICS
    • G10L—SPEECH ANALYSIS TECHNIQUES OR SPEECH SYNTHESIS; SPEECH RECOGNITION; SPEECH OR VOICE PROCESSING TECHNIQUES; SPEECH OR AUDIO CODING OR DECODING
    • G10L19/00—Speech or audio signals analysis-synthesis techniques for redundancy reduction, e.g. in vocoders; Coding or decoding of speech or audio signals, using source filter models or psychoacoustic analysis
    • G10L19/04—Speech or audio signals analysis-synthesis techniques for redundancy reduction, e.g. in vocoders; Coding or decoding of speech or audio signals, using source filter models or psychoacoustic analysis using predictive techniques
    • G10L19/16—Vocoder architecture
    • G10L19/18—Vocoders using multiple modes
    • G—PHYSICS
    • G10—MUSICAL INSTRUMENTS; ACOUSTICS
    • G10L—SPEECH ANALYSIS TECHNIQUES OR SPEECH SYNTHESIS; SPEECH RECOGNITION; SPEECH OR VOICE PROCESSING TECHNIQUES; SPEECH OR AUDIO CODING OR DECODING
    • G10L19/00—Speech or audio signals analysis-synthesis techniques for redundancy reduction, e.g. in vocoders; Coding or decoding of speech or audio signals, using source filter models or psychoacoustic analysis
    • G10L19/04—Speech or audio signals analysis-synthesis techniques for redundancy reduction, e.g. in vocoders; Coding or decoding of speech or audio signals, using source filter models or psychoacoustic analysis using predictive techniques
    • G10L19/08—Determination or coding of the excitation function; Determination or coding of the long-term prediction parameters
    • G10L19/12—Determination or coding of the excitation function; Determination or coding of the long-term prediction parameters the excitation function being a code excitation, e.g. in code excited linear prediction [CELP] vocoders

Definitions

  • the present invention relates to an audio encoding / decoding device, and more particularly, to an audio switching device that switches any one of a plurality of audio signals.
  • the encoding circuit outputs the encoded output to the second CELP encoding circuit, and the second CELP encoding circuit encodes the input signal based on the encoded output of the first CELP encoding circuit.
  • the multiplexer outputs the encoded output of the first and second CELP encoding circuits to the bit stream, and the demultiplexer encodes the first CELP encoding circuit from the bit stream when the control signal is at a low bit rate.
  • the bandwidth of the reproduced audio signal that is, the sampling frequency of the decoded audio signal changes according to the bit rate at the time of reception.
  • the sampling frequency setting change processing is required, and during the sampling frequency setting change processing, the reproduced sound is often interrupted.
  • the audio switching device uses two types of sampled audio signals (for example, 8 kHz and 16 kHz) and two standardized audio signals (first digital audio signal and second digital audio signal, respectively). Audio signal) and a control signal, and switch between the first and second audio signals according to the control signal for playback.
  • control signal is a signal for instructing which of the two types of audio signals is to be reproduced.
  • the switching circuit 103 receives the first audio signal, the second audio signal, and the control signal, and switches between the two types of audio signals at the timing when the switching is instructed by the control signal.
  • the DZA conversion circuit 1 1 2 Output to
  • the DZA conversion circuit 112 sets the sampling frequency of the audio signal specified by the control signal, converts the input digital signal to an analog signal, and outputs the analog signal.
  • an audio switching device comprises a plurality of input signals sampled at a plurality of different sampling frequencies and a control signal for designating a signal to be reproduced from the plurality of input signals. And an audio switching device for selecting one of the plurality of input signals according to a control signal and outputting the selected signal, wherein at least one of the plurality of input signals converts a sampling frequency of at least one of the input signals.
  • a sampling frequency conversion circuit a delay adjustment circuit that adjusts the phase of a signal whose sampling frequency has been converted by the sampling frequency conversion circuit with respect to a plurality of input signals, and outputs the remaining input signals, and a plurality of outputs of the delay adjustment circuit And a switching circuit for selecting one signal from the signals according to the control signal.
  • the delay adjustment circuit may adjust the phase of the signal whose sampling frequency has been converted and the phase of the remaining input signal to be the same.
  • the switching circuit may switch the output from a timing at which the switching is instructed by the control signal at a timing in consideration of a delay time in the delay adjustment circuit.
  • the audio switching device of the present invention receives a plurality of input signals sampled at a plurality of different sampling frequencies and a control signal for designating a signal to be reproduced from the plurality of input signals, and receives a plurality of signals according to the control signal.
  • An audio switching device for selecting and outputting one signal from a plurality of input signals comprising: a plurality of sampling frequency conversion circuits for converting sampling frequencies of a plurality of input signals into predetermined frequencies; and a plurality of sampling frequencies. It is characterized by including a delay adjustment circuit that adjusts and outputs a phase between output signals of the conversion circuit, and a switching circuit that selects one signal from a plurality of output signals of the delay adjustment circuit according to a control signal.
  • the delay adjustment circuit may adjust the phase of the signal whose sampling frequency has been converted and the phase of the remaining input signal to be the same.
  • the switching circuit may switch the output from a timing at which the switching is instructed by the control signal at a timing in consideration of a delay time in the delay adjustment circuit.
  • the audio switching device of the present invention receives a plurality of input signals sampled at a plurality of different sampling frequencies and a control signal for designating a signal to be reproduced from the plurality of input signals, and receives a plurality of signals according to the control signal.
  • An audio switching device for selecting and outputting one signal from input signals of at least one of a plurality of input signals.
  • At least one sampling frequency conversion circuit for converting the pulling frequency, a delay adjustment circuit for adjusting the phase of a signal whose sampling frequency has been converted by the sampling frequency conversion circuit for a plurality of input signals, and outputting the remaining input signals, and An adder circuit that selects two signals from a plurality of output signals of the delay adjustment circuit according to a control signal and performs weighting and addition, and one signal from the plurality of output signals of the delay adjustment circuit and the output signal of the adder circuit according to the control signal. And a switching circuit for selecting.
  • the switching circuit switches from the signal before switching the output signal from the delay adjustment circuit to the output signal of the addition circuit from the timing at which the switching is instructed by the control signal to the timing considering the delay time of the delay adjustment circuit. After outputting the output signal of the adding circuit for a predetermined interval, the signal after switching may be output.
  • the audio switching device of the present invention receives a plurality of input signals sampled at a plurality of different sampling frequencies and a control signal for designating a signal to be reproduced from the plurality of input signals, and receives a plurality of signals according to the control signal.
  • a plurality of sampling frequency conversion circuits for converting a sampling frequency of each of a plurality of input signals into a predetermined frequency, and a sampling frequency conversion circuit.
  • a delay adjustment circuit that adjusts the phase between the output signals of the delay adjustment circuit, outputs two signals from a plurality of output signals of the delay adjustment circuit, selects and weights and adds two signals according to a control signal, and a plurality of output signals of the delay adjustment circuit And a switching circuit for selecting one signal from the output signal of the adding circuit according to the control signal.
  • the switching circuit switches from the signal before switching the output signal from the delay adjustment circuit to the output signal of the addition circuit from the timing at which the switching is instructed by the control signal to the timing considering the delay time of the delay adjustment circuit. After outputting the output signal of the adding circuit for a predetermined interval, the signal after switching may be output.
  • the above audio switching device is an audio decoding circuit that decodes a plurality of signals sampled from one bit stream at different sampling frequencies and outputs the decoded signals as a plurality of input signals to a sampling frequency conversion circuit or a delay adjustment circuit. It may be arranged such that one signal is selected from a plurality of output decoded signals of the audio decoding circuit by a control signal in accordance with a bit rate at the time of reception and output.
  • the above audio switching device inputs a bit stream obtained by multiplexing a plurality of bit streams obtained by compressing a plurality of types of signals having different sampling frequencies, and switches to a plurality of output terminals according to the type of the bit stream.
  • a bit stream switching circuit for outputting, and a plurality of audio decoding circuits for respectively decoding the bit stream output from the bit stream switching circuit and outputting as a plurality of input signals to a sampling frequency conversion circuit or a delay adjustment circuit.
  • One of the decoded signals output from the audio decoding circuit may be selected and output according to the control signal.
  • FIG. 1 is a diagram showing the configuration of the first exemplary embodiment of the present invention.
  • FIG. 2 is a diagram showing the configuration of the second exemplary embodiment of the present invention.
  • FIG. 3 is a diagram showing the configuration of the third exemplary embodiment of the present invention.
  • FIG. 4 is a diagram showing the configuration of the fourth exemplary embodiment of the present invention.
  • FIG. 5 is a diagram showing a configuration of the fifth exemplary embodiment of the present invention.
  • FIG. 6 is a diagram showing a configuration of the sixth exemplary embodiment of the present invention.
  • FIG. 7 is a diagram illustrating an example of a configuration of a conventional voice switching device. BEST MODE FOR CARRYING OUT THE INVENTION
  • the present invention converts a plurality of digital audio signals having different sampling frequencies to the same sampling frequency in order to eliminate the interruption of the reproduced sound caused by setting the sampling frequency when switching the reproduction of digital audio signals having different sampling frequencies. It is designed to adjust the phase generated thereby and reproduce.
  • a sampling frequency conversion circuit (1 in Fig. 1) that converts the sampling frequency of a digital audio signal
  • a delay adjustment circuit ( Figure 1) that adjusts the phase shift caused by the sampling frequency conversion between a plurality of digital audio signals. 1) 2) and.
  • the sampling frequency conversion circuit and the delay adjustment circuit by setting the sampling frequency conversion circuit and the delay adjustment circuit to have the same phase as the sampling frequency of the digital signal before and after the switching, the sampling frequency setting in the DZA circuit is not required, and the reproduced sound is interrupted. It becomes difficult to repel.
  • the addition circuit weights and adds the digital signal before and after the switching, so that the discontinuity between the last sample of the audio signal before the switching and the starting sample of the interval is compared with the case where no weighting addition is performed. Less.
  • the switching circuit by performing switching after outputting the output signal of the adding circuit at a predetermined interval, discontinuity between samples at the beginning and end of the interval is reduced, so that abnormal noise is less likely to occur in reproduced sound. Become.
  • FIG. 1 is a block diagram showing a configuration of the first exemplary embodiment of the present invention.
  • a first embodiment of the present invention provides two different sampling frequencies (eg, 8 kHz and 16 kHz) of audio signals (a first audio signal and a second audio signal, respectively). 2) and a control signal for instructing which of the two types of audio signals to reproduce, and switch the audio signal according to the control signal for reproduction.
  • sampling frequencies eg, 8 kHz and 16 kHz
  • Sampling frequency conversion circuit 1 converts the sampling frequency of the first audio signal a second equal as the sampling frequency conversion with the sampling frequency of the audio signal (e.g., a Sanpurigu frequency from 8 k H Z in 1 6 k H Z ) And outputs it to the delay adjustment circuit 2.
  • the sampling frequency conversion circuit 1 performs frequency conversion by performing a frequency multiplication or frequency division circuit, or an interpolation or decimation process, and a known circuit is used for this frequency conversion. For example, reference is made to the description in Section 4.1.1 ( Figure 4-1-8) of the document entitled "Multirate Systems and Filter Banks J" by PP Vaidyanathan.
  • the processing of the sampling frequency conversion circuit 1 causes a phase delay of the output signal with respect to the input signal.
  • D be the delay time that occurs at this time.
  • the delay adjustment circuit 2 outputs to the switching circuit 3 a signal obtained by delaying the input second audio signal by a delay circuit (not shown) by a delay time D and an output signal of the sampling frequency circuit 1.
  • a delay circuit an arbitrary one such as an inverter train or a delay line is used.
  • the switching circuit 3 inputs the first audio signal whose sampling frequency has been converted and the second audio signal whose delay has been adjusted from the delay adjustment circuit 2, and takes the delay time D into account, and in accordance with the control signal, Switch between two types of audio signals and output to DZA conversion circuit 4.
  • the DZ ⁇ conversion circuit 4 converts the input digital audio signal into an analog signal and outputs it.
  • the analog signal is provided to a user via a speaker, headphones, or the like.
  • FIG. 2 is a block diagram showing the configuration of the second exemplary embodiment of the present invention.
  • the second embodiment of the present invention is different from the first embodiment in that a sampling frequency circuit 5 for converting a sampling frequency of a second audio signal is further added.
  • the sampling frequency conversion circuit 1 converts the sampling frequency of the first audio signal into a predetermined sampling frequency and outputs the same to the delay adjustment circuit 2.
  • the sampling frequency conversion circuit 5 converts the sampling frequency of the second audio signal into the predetermined sampling frequency and outputs the same to the delay adjustment circuit 2. Note that the delay time generated by the sampling frequency conversion circuit 1 is D1, and the delay time generated by the sampling frequency conversion circuit 5 is D2.
  • the delay adjustment circuit 2 adjusts the delay so that the phases of the first audio signal and the second audio signal that have been subjected to the sampling frequency conversion are the same, and outputs the same to the switching circuit 3.
  • the longer one of the delay times D1 and D2 is set to D, and both signals are delayed by the same time, that is, the delay time D by a delay circuit (not shown).
  • the switching circuit 3 receives the first audio signal and the second audio signal that have been subjected to the sampling frequency conversion and the delay adjustment from the delay adjustment circuit 2, and takes the delay time D into consideration.
  • the two types of audio signals are switched according to the control signal and output to the DZA conversion circuit 4.
  • the D / A conversion circuit 4 converts the input digital audio signal into an analog signal and outputs it.
  • the analog signal is provided to a user via a speaker, headphones, or the like.
  • the sampling frequencies of the first and second audio signals are 8 kHz and 12 kHz, respectively
  • the first and second audio signals are sampled by the sampling frequency circuit. Is converted to 24 kHz, so that the processing amount of the sampling frequency conversion can be reduced as compared with the first embodiment in which only the first audio signal is converted to the sampling frequency of 12 kHz.
  • FIG. 3 is a block diagram showing a configuration of the third exemplary embodiment of the present invention.
  • the third embodiment of the present invention further includes an adder circuit 6 and differs from the first embodiment in the operation of the switching circuit 7.
  • the sampling frequency conversion circuit 1 converts the sampling frequency of the first audio signal to be equal to the sampling frequency of the second audio signal, and outputs it to the delay adjustment circuit 2.
  • the delay time generated by the sampling frequency conversion circuit 1 is D.
  • the delay adjustment circuit 2 outputs a signal obtained by delaying the input second audio signal by the delay time D and an output signal of the sampling frequency circuit 1 to the addition circuit 6 and the switching circuit 7.
  • the adding circuit 6 weights and adds the sampling frequency-converted first audio signal and the delay-adjusted second audio signal, and outputs the result to the switching circuit 7.
  • the signals before and after switching are
  • the output signal of the adder circuit 5 is S 3 (n),
  • n 0, ⁇ ,.,., ⁇ -1
  • ⁇ is the number of samples representing the interval at which the output signal of the adder circuit is used, and is determined for each sampling frequency of the input audio signal.
  • the switching circuit 7 receives the sampling frequency-converted first audio signal, the delay-adjusted second audio signal, the output signal of the adding circuit 6, and the control signal, and the switching signal is instructed by the control signal.
  • the output signal is switched from the signal SI (n) before switching to the output signal S 3 (n) of the adder circuit 6 at a timing that takes the delay time D into consideration from the output timing, and S 3 (n ), And outputs the switched signal S 1 (n) to the D / A conversion circuit.
  • the DZA conversion circuit 4 converts the input digital audio signal into an analog signal and outputs it.
  • the analog signal is provided to a user via a speaker, headphones, or the like.
  • FIG. 4 is a block diagram showing a configuration of the fourth exemplary embodiment of the present invention.
  • the fourth embodiment of the present invention further includes an adder circuit 6 and differs from the second embodiment in the operation of the switching circuit 7.
  • the operations of the adder circuit 6 and the switching circuit 7 are the same as those described in the third embodiment.
  • the sampling frequency conversion circuit 1 converts the sampling frequency of the first audio signal to a predetermined sampling frequency (for example, 24 kHz) and outputs the same to the delay adjustment circuit 2.
  • the sampling frequency conversion circuit 5 converts the sampling frequency of the second audio signal into a predetermined sampling frequency, and outputs it to the delay adjustment circuit 2.
  • the delay time generated by the sampling frequency conversion circuit 1 is D1
  • the delay time generated by the sampling frequency conversion circuit 5 is D2.
  • the delay adjustment circuit 2 adjusts the delay so that the phases of the first audio signal and the second audio signal subjected to the sampling frequency conversion become the same, and outputs the same to the addition circuit 6 and the switching circuit 7.
  • the longer one of the delay times D 1 and D 2 is set to D, and both signals are delayed by the delay time D.
  • the adder 6 weights and adds the first audio signal and the second audio signal whose sampling frequency has been converted and the delay has been adjusted, and outputs the result to the switching circuit 7.
  • the above equation (1) is used as an example of weighted addition.
  • the signals SI (n) and S2 (n) before and after the switching one of the first audio signal and the second audio signal subjected to the sampling frequency conversion and the delay adjustment is assigned.
  • the switching circuit 7 receives the first audio signal, the second audio signal, which has been subjected to the sampling frequency conversion and the delay adjustment, the output signal of the adding circuit 6, and the control signal, and starts from the timing at which the switching is instructed by the control signal.
  • the output signal is switched from the signal SI (n) before switching to the output signal S3 (n) of the adder circuit 5, and S3 (n) for a predetermined interval. After that, the switched signal SI (n) is output to the DZA conversion circuit.
  • the D / A conversion circuit 4 converts the input digital audio signal into an analog signal and outputs it.
  • the analog signal is provided to a user via a speaker, a headphone, or the like.
  • FIG. 5 is a block diagram showing, as a fifth embodiment of the present invention, a configuration of a voice decoding circuit 8 based on bandwidth hierarchical voice coding and a voice switching device in which the configuration of the third embodiment is combined. It is.
  • a bandwidth hierarchical audio decoding circuit 8 converts a digital audio signal obtained by decoding an input bit stream into a sampling frequency conversion circuit. 1. Output to the delay circuit 2 as a first digital audio signal or a second digital audio signal, respectively.
  • Bandwidth hierarchical audio decoding circuit 8 outputs a control signal for instructing which of the two types of audio signals to reproduce, to addition circuit 6 and switching circuit 7.
  • bit stream is divided into a basic part essential for decoding the compressed audio signal information and an extended part for improving the quality by expanding the bandwidth of the audio signal.
  • the bandwidth hierarchical speech decoding circuit 8 decodes a speech signal having a narrow bandwidth (for example, a digital signal having a sampling frequency of 8 kHz) and performs sampling. Output to frequency conversion circuit 1.
  • the extension decodes an audio signal with a wider bandwidth (for example, a digital signal with a sampling frequency of 16 kHz) and outputs it to the delay adjustment circuit 2.
  • a wider bandwidth for example, a digital signal with a sampling frequency of 16 kHz
  • the bandwidth-layered speech decoding circuit 8 is an extension In the case where only the basic part is used and the extended part is used, a plurality of decoded signals can be simultaneously decoded.
  • sampling frequency conversion circuit 1 The description of the operation of the sampling frequency conversion circuit 1, the delay adjustment circuit 2, the addition circuit 6, the switching circuit 7, and the D / A conversion circuit 4 is the same as that described in the second embodiment. Omitted.
  • FIG. 6 is a block diagram showing a configuration of a voice switching device in which a plurality of voice decoding circuits and the first embodiment are combined as a sixth embodiment of the present invention.
  • bit stream switching circuit 11 receives a bit stream obtained by multiplexing a plurality of bit streams obtained by compressing signals of different sampling frequencies, and The input bit stream is output to the first audio decoding circuit 9 or the second audio decoding circuit 10 according to the type of the input bit stream.
  • bit stream multiplexing method a plurality of bit streams may be multiplexed simultaneously or may be switched and multiplexed.
  • two types of audio signals are decoded simultaneously from the two types of bit streams, while in the latter case, the audio signal is decoded from only one of the bit streams.
  • bit stream switching circuit 11 outputs to the switching circuit 3 a control signal for instructing which of the two types of audio signals to reproduce.
  • the first speech decoding circuit 9 decodes a bit stream having a lower bit rate (for example, 8 kbit / s) than the second speech decoding circuit 10 (for example, a sampling frequency Is output to the sampling frequency conversion circuit 1 as a first digital audio signal.
  • a lower bit rate for example, 8 kbit / s
  • the second speech decoding circuit 10 for example, a sampling frequency Is output to the sampling frequency conversion circuit 1 as a first digital audio signal.
  • the second audio decoding circuit 10 decodes a bit stream having a higher bit rate (for example, 16 kbit / s) than the first audio decoding circuit 9 (for example, if the sampling frequency is 16 kHz digital signal) to the second digital It is output to the delay adjustment circuit 2 as an audio signal.
  • a higher bit rate for example, 16 kbit / s
  • the first audio decoding circuit 9 for example, if the sampling frequency is 16 kHz digital signal
  • sampling frequency conversion circuit 1 The operations of the sampling frequency conversion circuit 1, the delay adjustment circuit 2, the switching circuit 3, and the DZA conversion circuit 4 are the same as those of the first embodiment, and the description thereof will be omitted.
  • FIG. 5 shows a combination of the bandwidth hierarchical speech decoding circuit and the configuration of the third embodiment.
  • FIG. 6 shows a plurality of speech decoding circuits and the configuration of the first embodiment. Is shown, but it goes without saying that any combination of the above embodiments may be used.
  • both signals overlap when switching between the first audio signal and the second audio signal. Need to be.
  • the combination with the bandwidth hierarchical audio decoding circuit or when a plurality of audio decoding circuits are used, a plurality of input bit streams are required. Must be multiplexed simultaneously.
  • the reason is that, in the present invention, by changing the sampling frequency and the phase of the signals before and after switching of a plurality of audio signals to be the same, it is not necessary to change the sampling frequency setting.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computational Linguistics (AREA)
  • Signal Processing (AREA)
  • Health & Medical Sciences (AREA)
  • Audiology, Speech & Language Pathology (AREA)
  • Human Computer Interaction (AREA)
  • Physics & Mathematics (AREA)
  • Acoustics & Sound (AREA)
  • Multimedia (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)
  • Analogue/Digital Conversion (AREA)

Abstract

L'invention concerne un dispositif de commutation sonore, comprenant un circuit de conversion de fréquence d'échantillonnage (1) conçu pour convertir la fréquence d'échantillonnage d'un signal d'entrée, un circuit de réglage de retard (2) conçu pour régler et produire en sortie les phases du signal dont la fréquence d'échantillonnage est convertie et de l'autre signal d'entrée, un circuit de commutation (3) conçu pour sélectionner un signal dans les signaux de sortie du circuit de réglage de retard, en fonction d'un signal de commande. Ainsi, il est possible de réduire le bruit par la commutation de la reproduction d'un des différents signaux sonores à celle d'un autre signal obtenu.
PCT/JP2000/003230 1999-06-11 2000-05-19 Dispositif de commutation sonore WO2000077775A1 (fr)

Priority Applications (3)

Application Number Priority Date Filing Date Title
AU47789/00A AU773996B2 (en) 1999-06-11 2000-05-19 Sound switching device
CA002376816A CA2376816A1 (fr) 1999-06-11 2000-05-19 Dispositif de commutation de la parole
EP00929812A EP1204095A4 (fr) 1999-06-11 2000-05-19 Dispositif de commutation sonore

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP11164665A JP2000352999A (ja) 1999-06-11 1999-06-11 音声切替装置
JP11/164665 1999-06-11

Publications (1)

Publication Number Publication Date
WO2000077775A1 true WO2000077775A1 (fr) 2000-12-21

Family

ID=15797504

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2000/003230 WO2000077775A1 (fr) 1999-06-11 2000-05-19 Dispositif de commutation sonore

Country Status (5)

Country Link
EP (1) EP1204095A4 (fr)
JP (1) JP2000352999A (fr)
AU (1) AU773996B2 (fr)
CA (1) CA2376816A1 (fr)
WO (1) WO2000077775A1 (fr)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
AU773996B2 (en) * 1999-06-11 2004-06-10 Nec Corporation Sound switching device

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4733939B2 (ja) 2004-01-08 2011-07-27 パナソニック株式会社 信号復号化装置及び信号復号化方法
WO2006075663A1 (fr) 2005-01-14 2006-07-20 Matsushita Electric Industrial Co., Ltd. Dispositif et procede de commutation audio
CN101213590B (zh) 2005-06-29 2011-09-21 松下电器产业株式会社 可扩展解码装置及丢失数据插值方法
JP4560015B2 (ja) * 2005-07-29 2010-10-13 パナソニック株式会社 復号化装置
US7742913B2 (en) * 2005-10-24 2010-06-22 Lg Electronics Inc. Removing time delays in signal paths
JP2008244775A (ja) * 2007-03-27 2008-10-09 Rohm Co Ltd オーディオ回路およびそれを備える電子機器
SG189277A1 (en) * 2010-10-06 2013-05-31 Fraunhofer Ges Forschung Apparatus and method for processing an audio signal and for providing a higher temporal granularity for a combined unified speech and audio codec (usac)

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6386932A (ja) * 1986-09-30 1988-04-18 Toshiba Corp サンプルレ−ト変換回路
JPH01175311A (ja) * 1987-12-29 1989-07-11 Sony Corp サンプリング周波数変換回路
JPH0675586A (ja) * 1992-07-08 1994-03-18 Seikosha Co Ltd 音響信号発生回路
JPH0758709A (ja) * 1993-08-09 1995-03-03 Canon Inc 音響通信装置
JPH1130997A (ja) * 1997-07-11 1999-02-02 Nec Corp 音声符号化復号装置

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000352999A (ja) * 1999-06-11 2000-12-19 Nec Corp 音声切替装置

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6386932A (ja) * 1986-09-30 1988-04-18 Toshiba Corp サンプルレ−ト変換回路
JPH01175311A (ja) * 1987-12-29 1989-07-11 Sony Corp サンプリング周波数変換回路
JPH0675586A (ja) * 1992-07-08 1994-03-18 Seikosha Co Ltd 音響信号発生回路
JPH0758709A (ja) * 1993-08-09 1995-03-03 Canon Inc 音響通信装置
JPH1130997A (ja) * 1997-07-11 1999-02-02 Nec Corp 音声符号化復号装置

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of EP1204095A4 *

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
AU773996B2 (en) * 1999-06-11 2004-06-10 Nec Corporation Sound switching device

Also Published As

Publication number Publication date
CA2376816A1 (fr) 2000-12-21
AU4778900A (en) 2001-01-02
AU773996B2 (en) 2004-06-10
EP1204095A4 (fr) 2005-08-17
EP1204095A1 (fr) 2002-05-08
JP2000352999A (ja) 2000-12-19

Similar Documents

Publication Publication Date Title
US10902859B2 (en) Efficient and scalable parametric stereo coding for low bitrate audio coding applications
EP2015292B1 (fr) Codage stéréo paramétrique efficace et échelonnable pour applications à faible débit
JP2976860B2 (ja) 再生装置
US6009386A (en) Speech playback speed change using wavelet coding, preferably sub-band coding
WO2000077775A1 (fr) Dispositif de commutation sonore
KR100636145B1 (ko) 확장된 고해상도 오디오 신호 부호화 및 복호화 장치
JPH09261070A (ja) ディジタルオーディオ信号処理装置
JPH0588697A (ja) 欠落音声補間方式
JP4125520B2 (ja) 変換符号化されたデータの復号方法及び変換符号化されたデータの復号装置
US20050238185A1 (en) Apparatus for reproduction of compressed audio data
KR100357090B1 (ko) 주파수가다른오디오의플레이어장치
JP6763194B2 (ja) 符号化装置、復号装置、通信システム
JPH08237135A (ja) 符号化データ復号装置およびそれを用いた画像オーディオ多重化データ復号装置
JP4148203B2 (ja) 音声信号伝送方法及び音声復号方法
JPH08305393A (ja) 再生装置
JPH06348295A (ja) 音声帯域分割復号化装置
JPH10334604A (ja) 圧縮データ再生装置
JP2007158378A (ja) 信号切換え装置及びその制御方法
JPH09198796A (ja) 音響信号記録再生装置およびそれを用いたビデオカメラ
JP2000214875A (ja) デジタルオ―ディオ信号再生装置
JPH11220401A (ja) 情報復号装置および方法、並びに提供媒体

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AU CA US

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE

DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 10009244

Country of ref document: US

ENP Entry into the national phase

Ref document number: 2376816

Country of ref document: CA

Ref country code: CA

Ref document number: 2376816

Kind code of ref document: A

Format of ref document f/p: F

WWE Wipo information: entry into national phase

Ref document number: 2000929812

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 47789/00

Country of ref document: AU

WWP Wipo information: published in national office

Ref document number: 2000929812

Country of ref document: EP

WWG Wipo information: grant in national office

Ref document number: 47789/00

Country of ref document: AU

WWW Wipo information: withdrawn in national office

Ref document number: 2000929812

Country of ref document: EP