USRE46799E1 - Semiconductor device with alternating conductivity type layers having different vertical impurity concentration profiles - Google Patents

Semiconductor device with alternating conductivity type layers having different vertical impurity concentration profiles Download PDF

Info

Publication number
USRE46799E1
USRE46799E1 US15/252,058 US201615252058A USRE46799E US RE46799 E1 USRE46799 E1 US RE46799E1 US 201615252058 A US201615252058 A US 201615252058A US RE46799 E USRE46799 E US RE46799E
Authority
US
United States
Prior art keywords
semiconductor layer
impurity
main electrode
conductivity type
semiconductor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US15/252,058
Inventor
Wataru Saito
Ichiro Omura
Kozo Kinoshita
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Priority to US15/252,058 priority Critical patent/USRE46799E1/en
Application granted granted Critical
Publication of USRE46799E1 publication Critical patent/USRE46799E1/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
    • H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
    • H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
    • H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
    • H01L29/063—Reduced surface field [RESURF] pn-junction structures
    • H01L29/0634—Multiple reduced surface field (multi-RESURF) structures, e.g. double RESURF, charge compensation, cool, superjunction (SJ), 3D-RESURF, composite buffer (CB) structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
    • H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
    • H01L29/7811—Vertical DMOS transistors, i.e. VDMOS transistors with an edge termination structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
    • H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
    • H01L29/7813—Vertical DMOS transistors, i.e. VDMOS transistors with trench gate electrode, e.g. UMOS transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
    • H01L29/0642—Isolation within the component, i.e. internal isolation
    • H01L29/0649—Dielectric regions, e.g. SiO2 regions, air gaps
    • H01L29/0653—Dielectric regions, e.g. SiO2 regions, air gaps adjoining the input or output region of a field-effect device, e.g. the source or drain region
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0684—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
    • H01L29/0692—Surface layout
    • H01L29/0696—Surface layout of cellular field-effect devices, e.g. multicellular DMOS transistors or IGBTs

Definitions

  • the present invention relates to a power semiconductor device used for controlling a large power, particularly, to an element having a super junction structure and used in, for example, a vertical power MOSFET, SBD, MPS diode, SIT, JFET or IGBT.
  • the on-resistance is greatly dependent on the electrical resistance of the conductive layer (drift layer) portion.
  • the dopant concentration determining the electrical resistance of the drift layer cannot be increased to exceed a limit in accordance with the breakdown voltage of the pn junction formed between the base layer and the drift layer. Therefore, there is a trade-off relationship between the breakdown voltage of the element and the on-resistance. It is important to the low consumption power element to improve the trade-off relationship.
  • the trade-off has a limit determined by the material of the element. In order to achieve a low on-resistance element exceeding the existing power element, it is necessary to exceed the limit noted above.
  • MOSFET CMOS field-effect transistor
  • a resurf structure which is called a super junction structure
  • FIG. 13A is a cross sectional view schematically showing the construction of a vertical power MOSFET having a resurf structure buried therein.
  • an n + -type drain layer 2 is formed on one surface of an n-type drift layer 3
  • a drain electrode 1 is formed on the n + -type drain layer 2 .
  • a plurality of p-type base layers 5 are selectively formed on the other surface of the n-type drift layer 3
  • an n + -type source layer 6 is selectively formed on the surface of each of the p-type base layers 5 .
  • a gate insulating film 8 is formed to cover the surfaces of the n + -type source layer 6 , the p-type base layer 5 , the n-type drift layer 3 , the adjacent p-type base layer 5 and the n + -type source layer 6 formed within the p-type base layer 5 , and a gate electrode 9 is formed on the gate insulating film 8 . Also, a source electrode 7 is formed on the p-type base layer 5 in a manner to surround the gate electrode 9 with the gate insulating film 8 interposed therebetween. The source electrode 7 thus formed is connected to the surfaces of the n + -type source layer 6 and the p-type base layer 5 .
  • a p-type resurf layer 4 connected to the p-type base layer 5 is formed within the n-type drift layer 3 positioned between the p-type base layer 5 and the drain electrode 1 .
  • formed is a vertical resurf structure in which the p-type resurf layer 4 and the n-type drift layer 3 are alternately repeated in the lateral direction. It is possible to increase the impurity concentration in the n-type drift layer 3 by narrowing the clearance of the resurf (cell width) so as to lower the on-resistance.
  • FIG. 13B shows the impurity concentration profile in the vertical direction in the n-type drift layer 3 and the p-type resurf layer 4 in the vertical power MOSFET shown in FIG. 13A .
  • the n-type drift layer 3 and the p-type resurf layer 4 are equal to each other in the impurity concentration and has a prescribed impurity concentration profile in the vertical direction.
  • the impurity concentration in the n-type drift layer 3 and the p-type resurf layer 4 constitutes an important factor for determining the breakdown voltage and the on-resistance.
  • the impurity concentration can be made equivalently zero by making the impurity concentration in the n-type drift layer 3 equal to that in the p-type resurf layer 4 so as to obtain a high breakdown voltage. Therefore, it is possible to make the impurity concentration in the n-type drift layer 3 higher than the impurity concentration in the drift layer in the conventional MOSFET while retaining the breakdown voltage so as to realize a low on-resistance exceeding the limit of the material.
  • the process margin relative to the breakdown voltage is determined by the unbalance amount, i.e., the difference in the amount of the impurity between the n-type drift layer 3 and the p-type resurf layer 4 .
  • the unbalance amount i.e., the difference in the amount of the impurity between the n-type drift layer 3 and the p-type resurf layer 4 .
  • Japanese Patent Disclosure (Kokai) No. 2001-244472 shows in FIG. 1 a semiconductor device that permits increasing the allowable on-current and suppressing the output capacity and the on-resistance while satisfying the required breakdown voltage.
  • an n ++ -type drain region and a p + -type well region are formed apart from each other in an n-type semiconductor layer of an SOI structure.
  • an n ++ -type source region is formed within the p + -type well region
  • an n-type drift region is formed between the n ++ -type drain region and the p + -type well region.
  • the impurity concentration within the n-type drift region is distributed such that the impurity concentration is lowered away from the n ++ -type drain region in each of the lateral direction and the vertical direction of the n-type semiconductor layer.
  • Japanese Patent Disclosure No. 2001-313391 discloses in FIG. 1 a super junction semiconductor device that permits suppressing the injection of hot carriers into an insulating film and that does not impair the characteristics and reliability of the element active region.
  • the super junction semiconductor device disclosed in this prior art comprises a drain-drift section of a parallel pn junction structure.
  • a p-type breakdown voltage limiter region having a high impurity concentration is formed in that portion of the p-type partition region which forms the well bottom surface of the p-type base region.
  • U.S. Pat. No. 6,291,856 shows in FIGS. 3 and 4 an MOSFET of a super junction structure, in which the amount of an impurity in the drift layer is defined.
  • Japanese Patent Disclosure No. 2000-286417 shows in FIG. 1 a lateral MOSFET of a multi-resurf structure. It is taught that a low on-resistance and a high breakdown voltage can be achieved simultaneously in this prior art.
  • a power semiconductor element of a super junction structure having a high breakdown voltage and a low on-resistance is disclosed in “Lateral Unbalanced Super junction (USJ/3D-RESURF for High Breakdown Voltage on SOI” by R. Ng, et al, Proceedings of 2001 International Symposium on Power Semiconductor Devices & ICs, Osaka, pp. 395-398. It is taught that the power semiconductor layer of a super junction structure can be achieved by employing a lateral structure in the semiconductor layer of an SOI structure.
  • the reduction of the on-resistance is contradictory to the requirement for the expansion of the process margin in respect of the amount of the impurity relative to the breakdown voltage.
  • the difficulty is coped with by setting the impurity concentration in the n-type drift layer 3 at an appropriate value in designing the semiconductor device.
  • power semiconductor device comprising a semiconductor layer including a first semiconductor layer of a first conductivity type and a second semiconductor layer of a second conductivity type, which are periodically formed in the lateral direction; and a power semiconductor element including the semiconductor layers that are formed periodically, wherein a distribution of an amount of an impurity in a vertical direction of the first semiconductor layer differs from a distribution of an amount of an impurity in the vertical direction of the second semiconductor layer.
  • a power semiconductor device comprising a first semiconductor layer of a first conductivity type; a first main electrode electrically connected to the first semiconductor layer; second semiconductor layers of a second conductivity type formed within the first semiconductor layer and periodically arranged in a lateral direction, a distribution of an amount of an impurity in a vertical direction of the second semiconductor layers being differ from a distribution of an amount of the impurity in the vertical direction of the first semiconductor layer; a third semiconductor layer of the second conductivity type selectively formed in surfaces of the first semiconductor layer and the second semiconductor layer; a fourth semiconductor layer of the first conductivity type selectively formed in a surface of the third semiconductor layer; a second main electrode formed to be connected to the surface of the third semiconductor layer and a surface of the fourth semiconductor layer; and a control electrode formed on the first semiconductor layer, the third semiconductor layer and the fourth semiconductor layer with a gate insulating film interposed therebetween.
  • FIG. 1A is a cross sectional view schematically showing the construction of a vertical power MOSFET according to a first embodiment of the present invention
  • FIG. 1B shows the impurity concentration profile in the vertical direction in the n-type drift layer and the p-type resurf layer included in the MOSFET shown in FIG. 1A ;
  • FIG. 2 is a graph showing the relationship between the normalized breakdown voltage and the unbalance amount, i.e., the difference in the amount of the impurity between the n-type drift layer and the p-type resurf layer in the MOSFET shown in FIG. 1A ;
  • FIG. 3 is a graph showing the maximum breakdown voltage and the reduction rate of the breakdown voltage relative to the change in the gradient of the distribution profile of the impurity concentration in the p-type resurf layer included in the MOSFET shown in FIG. 1A ;
  • FIG. 4A is a cross sectional view schematically showing the construction of a modification of the MOSFET shown in FIG. 1A ;
  • FIG. 5A is a cross sectional view schematically showing the construction of a vertical power MOSFET according to a second embodiment of the present invention.
  • FIG. 5B shows the impurity concentration profile in the vertical direction in the n-type drift layer and the p-type resurf layer included in the MOSFET shown in FIG. 5A ;
  • FIG. 6B shows the impurity concentration profile in the vertical direction in the n-type drift layer and the p-type resurf layer included in the MOSFET shown in FIG. 6A ;
  • FIG. 7A is a cross sectional view schematically showing the construction of a vertical power MOSFET according to a third embodiment of the present invention.
  • FIG. 7B shows the impurity concentration profile in the vertical direction in the n-type drift layer and the p-type resurf layer included in the MOSFET shown in FIG. 7A ;
  • FIG. 8 is a graph showing the relationship between the change in the normalized breakdown voltage and the unbalance amount, i.e., the difference in the amount of the impurity between the n-type drift layer and the p-type resurf layer in the MOSFET shown in FIG. 7A ;
  • FIG. 9 is a graph showing the maximum breakdown voltage and the reduction rate of the breakdown voltage relative to the change in the gradient of the distribution profile of the impurity concentration in the p-type resurf layer included in the MOSFET shown in FIG. 7A ;
  • FIG. 10A is a cross sectional view schematically showing the construction of a vertical power MOSFET according to a fourth embodiment of the present invention.
  • FIG. 10B shows the impurity concentration profile in the vertical direction in the n-type drift layer and the p-type resurf layer included in the MOSFET shown in FIG. 10A ;
  • FIG. 11A is a cross sectional view schematically showing the construction of a modification of the MOSFET shown in FIG. 10A ;
  • FIG. 11B shows the impurity concentration profile in the vertical direction in the n-type drift layer and the p-type resurf layer included in the MOSFET shown in FIG. 11A ;
  • FIG. 12 is a cross sectional view schematically showing the construction of a vertical power MOSFET according to a fifth embodiment of the present invention.
  • FIG. 13A is a cross sectional view schematically showing the construction of a conventional vertical power MOSFET having a resurf structure buried therein;
  • FIG. 13B shows the impurity concentration profile in the vertical direction in the n-type drift layer and the p-type resurf layer included in the conventional power MOSFET having a resurf structure buried therein as shown in FIG. 13A .
  • the first conductivity type is n-type and the second conductivity type is p-type. Also, the same parts or portions of the semiconductor device are denoted by the same reference numerals throughout the drawings.
  • FIG. 1A is a cross sectional view schematically showing the construction of a vertical power MOSFET having a resurf structure buried therein according to a first embodiment of the present invention.
  • a high impurity semiconductor layer e.g., an n + -type drain layer 2 is formed on one surface of an n-type drift layer 3 , which is a first semiconductor layer, and a drain electrode 1 , which is a main electrode, is formed on the n + -type drain layer 2 .
  • a plurality of p-type resurf layers 4 are periodically arranged in the lateral direction as second semiconductor layers in the other surface of the n-type drift layer 3 to form a super junction structure.
  • a p-type base layer 5 is formed as a third semiconductor layer in the surface of the super junction structure, and an n + -type source layer 6 is selectively formed by diffusion as a fourth semiconductor layer in the surface of the p-type base layer 5 in the shape of a planar stripe.
  • the p-type base layer 5 has an impurity concentration of, for example, about 1 ⁇ 10 17 cm ⁇ 3 and is formed in a depth of about 2.0 ⁇ m.
  • the n + -type source layer 7 has an impurity concentration of, for example, 1 ⁇ 10 20 cm ⁇ 3 and is formed in a depth of about 0.2 ⁇ m.
  • a gate insulating film, e.g., a silicon oxide film, 8 is formed in a thickness of about 0.1 ⁇ m in a manner to cover the surface of the region including the n + -type source layer 6 , the p-type base layer 5 , the n-type drift layer 3 , the adjacent p-type base layer 5 and the n + -type source layer 6 positioned inside the p-type base layer 5 , and a gate electrode 9 is formed as a first control electrode on the gate insulating film 8 in the shape of a planar stripe.
  • a source electrode 7 is formed as a second main electrode in the shape of a planar stripe on the surface of each of the p-type base layers 5 in a manner to surround the gate electrode 9 with the gate insulating film 8 interposed therebetween.
  • the source electrode 7 thus formed is connected to the surfaces of each of the n + -type source layer 6 and the p-type base layer 5 .
  • a plurality of p-type base layers 5 are selectively formed on the other surface of the n-type drift layer 3 , and the n + -type source layer 6 is selectively formed on the surface of each of the p-type base layers 5 .
  • a p-type resurf layer 4 connected to the p-type base layer 5 is formed within the n-type drift layer 3 positioned between the p-type base layer 5 and the drain electrode 1 .
  • formed is a vertical resurf structure in which the p-type resurf layer 4 and the n-type drift layer 3 are alternately repeated in the lateral direction. It is possible to increase the impurity concentration in the n-type drift layer 3 by narrowing the clearance of the resurf (cell width) so as to lower the on-resistance.
  • the sum of the impurity in the n-type drift layer 3 is desirable for the sum of the impurity in the p-type resurf layer 4 . If the sum of the impurity in the n-type drift layer 3 is equal to the sum of the impurity in the p-type resurf layer 4 , the equivalent impurity amount in the drift layer is increased so as to lower the breakdown voltage.
  • FIG. 1B shows the distribution profile in the vertical direction of the impurity concentration in each of the n-type drift layer 3 and the p-type resurf layer 4 shown in FIG. 1A .
  • the impurity concentration in the n-type drift layer 3 has a uniform profile.
  • the impurity concentration in the p-type resurf layer 4 is gradually decreased in the vertical direction (depth direction) from the source electrode 7 toward the drain electrode 1 so as to form an inclined distribution profile.
  • FIG. 2 is a graph showing the change in the normalized breakdown voltage relative to the unbalance amount, i.e., the difference in the amount of the impurity between the n-type drift layer 3 and the p-type resurf layer 4 included in the MOSFET according to the first embodiment of the present invention, which is shown in FIG. 1A .
  • FIG. 2 also shows for comparison the change in the normalized breakdown voltage in respect of the conventional MOSFET having a super junction structure, which is shown in FIG. 13A .
  • the MOSFET according to the first embodiment of the present invention is smaller in the reduction of the normalized breakdown voltage relative to the unbalance amount of the impurity than the conventional MOSFET.
  • the impurity concentration in the n-type drift layer 3 is increased for lowering the on-resistance, the reduction in the breakdown voltage relative to the unbalance amount is increased so as to diminish the process margin.
  • the process margin is rendered broader than that in the construction of the prior art.
  • FIG. 3 is a graph showing the maximum breakdown voltage and the reduction rate of the breakdown voltage relative to the change in the distribution profile of the impurity concentration in the p-type resurf layer 4 included in the MOSFET according to the first embodiment of the present invention, which is shown in FIG. 1A .
  • a ratio of the impurity concentration Nt in an upper portion of the p-type resurf layer 4 to the impurity concentration Nb in the lower portion of the p-type resurf layer 4 is plotted on the abscissa.
  • the maximum breakdown voltage VB max and a ratio of the reduction amount of the breakdown voltage to the maximum breakdown voltage, i.e., a breakdown voltage reduction rate ⁇ VB are plotted on the ordinates.
  • FIG. 3 covers the case where the impurity unbalance amount between the n-type drift layer 3 and the p-type resurf layer 4 is set at 20% in view of the characteristics shown in FIG. 2 .
  • the characteristics covering the case where the gradient of the impurity distribution profile is 1 denote the characteristics of the conventional MOSFT shown in FIG. 13A .
  • the characteristics shown in FIG. 3 support that, if the gradient of the impurity distribution profile is increased, the breakdown voltage reduction rate ⁇ VB is decreased by the effect of the impurity distribution profile and that the maximum breakdown voltage is also lowered gradually. It can also be understood that, if it is intended to obtain about 90% of the VB max of the conventional MOSFET as the maximum breakdown voltage of the MOSFET according to the first embodiment of the present invention, it is desirable to set the gradient of the distribution profile of the impurity concentration in the p-type resurf layer 4 at 1.7 or less.
  • the gradient of the distribution profile of the impurity concentration in the p-type resurf layer 4 should be set at 1.4 or more.
  • FIG. 4A is a cross sectional view schematically showing the construction of a modification of the MOSFET shown in FIG. 1A
  • FIG. 4B shows the impurity concentration profile in the vertical direction in the n-type drift layer and the p-type resurf layer included in the MOSFET shown in FIG. 4A
  • the MOSFET shown in FIG. 4A differs from the MOSFET according to the first embodiment of the present invention in that the impurity concentration in the p-type resurf layer 4 is rendered constant in the vertical direction and that the impurity concentration in the n-type drift layer 3 is distributed to form an inclined distribution profile in the vertical direction as shown in FIG. 4B .
  • the MOSFET shown in FIG. 4A is equal to the MOSFET according to the first embodiment of the present invention in the other respects and, thus, the same portions are denoted by the same reference numerals so as to omit the overlapping description.
  • FIG. 5A is a cross sectional view schematically showing the construction of a vertical power MOSFET according to a second embodiment of the present invention
  • FIG. 5B shows the impurity concentration profile in the vertical direction in the n-type drift layer 3 and the p-type resurf layer 4 included in the MOSFET shown in FIG. 5A
  • the super junction structure included in the MOSFET according to the first embodiment of the present invention is formed by a method of repeating a buried epitaxial growth and an ion implantation.
  • the impurity concentration in the p-type resurf layer 4 is distributed to form a wavy impurity concentration profile in the depth direction, as shown in FIGS. 5A and 5B .
  • the impurity concentration profile in which the concentration of the p-type impurity is gradually lowered as a whole in the depth direction, i.e., the impurity concentration in the p-type resurf layer 4 is gradually lowered can be formed by controlling the ion implanting amount of the p-type dopant for every burying step. As a result, it is possible to expect the operation and the effect basically equal to those produced by the MOSFET according to the first embodiment of present invention.
  • FIG. 6A is a cross sectional view schematically showing the construction of a modification of the MOSFET according to the second embodiment of the present invention shown in FIG. 5A
  • FIG. 6B shows the impurity concentration profile in the vertical direction in the n-type drift layer 3 and the p-type resurf layer 4 included in the MOSFET shown in FIG. 6A
  • the MOSFET shown in FIG. 6A differs from the MOSFET according to the second embodiment of the present invention, which is shown in FIG. 5A , in that the super junction structure is formed by repeating the process of forming a high resistance layer by a crystal growth and performing an ion implantation of both a p-type dopant and an n-type dopant.
  • the MOSFET shown in FIG. 6A is equal to the MOSFET according to the second embodiment of the present invention in the other respects and, thus, the same portions are denoted by the same reference numerals so as to omit the overlapping description.
  • the method of forming the super junction structure is not limited to the process described above. It is possible to obtain the similar effect by allowing the impurity concentration in the p-type resurf layer 4 to be distributed to have an inclined distribution profile by employing another process. For example, in the case of employing the process in which a trench is formed first, followed by forming a p-type resurf layer 4 by the p-type layer-buried epitaxial growth within the trench, it is possible to change the manner of the dopant introduction in the depth direction by controlling, for example, the flow rate of the dopant gas so as to permit the impurity concentration to exhibit an inclined distribution profile.
  • the impurity concentration in the case of employing the process in which a trench is formed first, followed by applying an ion implantation obliquely into the side wall of the trench, it is possible to allow the impurity concentration to exhibit an inclined distribution profile in the depth direction by imparting a curvature to the shape of the trench or by applying an ion implantation a plurality of times by changing the angle of the ion implantation.
  • FIG. 7A is a cross sectional view schematically showing the construction of a vertical power MOSFET according to a third embodiment of the present invention
  • FIG. 7B shows the impurity concentration profile in the vertical direction in the n-type drift layer 3 and the p-type resurf layer 4 included in the MOSFET shown in FIG. 7A .
  • the MOSFET according to the third embodiment of the present invention differs from the MOSFET according to the first embodiment of the present invention in that the impurity concentration in the p-type resurf layer 4 included in the MOSFET according to the first embodiment of the present invention is allowed to exhibit an inclined impurity distribution profile in the vertical direction, and that the impurity concentration in the n-type drift layer 3 is also allowed to exhibit an inclined impurity distribution profile in the depth direction.
  • the MOSFET shown in FIG. 7A is equal to the MOSFET according to the first embodiment of the present invention in the other respects and, thus, the same portions are denoted by the same reference numerals so as to omit the overlapping description.
  • FIG. 8 is a graph showing the change in the normalized breakdown voltage relative to the unbalance amount, i.e., the difference in the amount of the impurity between the n-type drift layer 3 and the p-type resurf layer 4 included in the MOSFET according to the third embodiment of the present invention, which is shown in FIG. 7A , the similar change in the normalized breakdown voltage in respect of the MOSFET according to the first embodiment of the present invention, and the similar change in the normalized breakdown voltage in respect of the conventional MOSFET having a super junction structure, which is shown in FIG. 13A .
  • the MOSFET according to the third embodiment of the present invention permits further lowering the breakdown voltage, compared with not only the conventional MOSFET but also the MOSFET according to the first embodiment of the present invention in which the impurity concentration in only the p-type resurf layer 4 is allowed to exhibit an inclined impurity distribution profile.
  • the MOSFET according to the third embodiment of the present invention permits increasing the process margin so as to facilitate the lowering of the on-resistance.
  • FIG. 9 is a graph showing the maximum breakdown voltage and the breakdown voltage reduction rate relative to the change in the gradient of the distribution profile of the impurity in the p-type resurf layer 4 included in the MOSFET according to the third embodiment of the present invention, which is shown in FIG. 7A .
  • plotted on the abscissa is a ratio of the impurity concentration Nt in an upper portion of the p-type resurf layer 4 to the impurity concentration Nb in the lower portion of the p-type resurface layer 4 .
  • the ratio noted above represents the gradient of the impurity distribution profile.
  • a ratio of the lowered amount of the breakdown voltage relative to the maximum breakdown voltage to the maximum breakdown voltage i.e., the breakdown voltage lowering rate ⁇ VB, is plotted on the ordinate of the graph.
  • FIG. 9 covers the case where the impurity unbalance amount between the n-type drift layer 3 and the p-type resurf layer 4 is set at 20% in view of the characteristics shown in FIG. 8 .
  • the characteristics covering the case where the gradient of the impurity distribution profile is 1 denote the characteristics of the conventional MOSFT shown in FIG. 13A .
  • the characteristics shown in FIG. 9 support that, if the gradient of the impurity distribution profile is increased, the breakdown voltage reduction rate ⁇ VB is decreased by the effect of the impurity distribution profile. Also, if the gradient of the impurity concentration profile in the p-type resurf layer 4 included in the MOSFET according to the third embodiment of the present invention exceeds 1.82, the case where the impurity concentration in the n-type drift layer 3 is equal to the impurity concentration in the p-type resurf layer 5 fails to provide the state of obtaining the maximum breakdown voltage VB max . As a result, the breakdown voltage reduction rate ⁇ VB is rendered minus so as to make the design complex. Such being the situation, it is desirable for the gradient of the impurity concentration profile in the p-type resurf layer 4 to be not larger than 1.82.
  • the impurity concentration in the upper portion of the n-type drift layer 3 is low, compared with the MOSFET according to the first embodiment of the present invention, i.e., the case where the p-type resurf layer 4 alone is allowed to exhibit an inclined impurity distribution profile, the upper portion of the n-type drift layer 3 is promptly depleted upon application of a high voltage. As a result, the capacitance between the gate and the source of the MOSFET is diminished so as to make it possible to expect a rapid switching operation.
  • the gradient of the impurity concentration profile in the p-type resurf layer 4 should be set at 1.25 or more.
  • the impurity concentration profile in the n-type drift layer 3 is inclined in the direction opposite to the direction in which the impurity concentration profile in the p-type resurf layer 4 is inclined, and these two impurity concentration profiles are equal to each other in the amount of the inclination.
  • the amount of inclination of the impurity concentration profile in the n-type drift layer 3 need not be equal to that in the p-type resurf layer 4 in the third embodiment of the present invention.
  • the method of forming the super junction structure is not limited to the process described above. It is also possible to obtain the similar effect by allowing the impurity concentration in the p-type resurf layer 4 to exhibit an inclined distribution profile by using another process.
  • FIG. 10A is a cross sectional view schematically showing the construction of a vertical power MOSFET according to a fourth embodiment of the present invention
  • FIG. 10B shows the impurity concentration profile in the vertical direction in the n-type drift layer and the p-type resurf layer included in the MOSFET shown in FIG. 10A
  • the super junction structure included in the MOSFET according to the third embodiment of the present invention is formed by the method of repeating a buried epitaxial growth and an ion implantation.
  • FIG. 11A is a cross sectional view schematically showing the construction of a vertical power MOSFET according to a modification of the fourth embodiment of the present invention
  • FIG. 11B shows the impurity concentration profile in the vertical direction in the n-type drift layer and the p-type resurf layer included in the MOSFET shown in FIG. 11A .
  • the MOSFET shown in FIG. 11A is a cross sectional view schematically showing the construction of a vertical power MOSFET according to a modification of the fourth embodiment of the present invention
  • FIG. 11B shows the impurity concentration profile in the vertical direction in the n-type drift layer and the p-type resurf layer included in the MOSFET shown in FIG. 11A .
  • the MOSFET shown in FIG. 11A is equal to the MOSFET shown in FIG. 10A in the other respects and, thus, the same portions are denoted by the same reference numerals so as to omit the overlapping description.
  • the method of forming a super junction structure is not limited to the process described above. It is also possible to obtain the similar effect by allowing the p-type resurf layer 4 to exhibit an inclined impurity concentration distribution profile by using another process.
  • the p-type resurf layer 4 in the case of employing the process in which a trench is formed first, followed by forming a p-type resurf layer 4 within the trench by performing a p-type layer-buried epitaxial growth, it is possible to allow the p-type resurf layer 4 to exhibit an inclined impurity distribution profile by changing the manner of the dopant introduction in the depth direction by controlling the width and shape of the trench and the flow rate of the dopant gas.
  • the p-type resurf layer 4 in the case of employing the process in which a trench is formed first, followed by applying an ion implantation obliquely into the side wall of the trench, it is possible to allow the p-type resurf layer 4 to exhibit an inclined impurity distribution profile in the depth direction by imparting a curvature to the shape of the trench or by performing an ion implantation treatment a plurality of times by changing the ion implanting angle.
  • FIG. 12 is a cross sectional view schematically showing the construction of a vertical power MOSFET according to a fifth embodiment of the present invention.
  • the width of resurf layer 4 included in the MOSFET according to the first embodiment of the present invention is changed in the depth direction and the impurity concentration is rendered constant in the vertical direction, thereby allowing the p-type resurf layer 4 to be different from the n-type drift layer 3 in the amount of the impurity in the vertical direction.
  • the MOSFET shown in FIG. 12 is equal to the MOSFET shown in FIG. 1A in the other respects and, thus, the same portions are denoted by the same reference numerals so as to omit the overlapping description.
  • the amount of the impurity within the p-type resurf layer 4 is equal to the product of the concentration by the width. Therefore, where the impurity concentration within the p-type resurf layer 4 is constant, the amount of the impurity is decreased with decrease in the width in the depth direction. On the other hand, the width of the n-type drift layer 3 is increased in the depth direction and, thus, the amount of the impurity in the n-drift layer 3 is increased in the depth direction.
  • the ratio in width of the upper portion to the lower portion of the p-type resurf layer 4 is equal in significance to the gradient of the inclined impurity distribution profile in the p-type resurf layer 4 included in the MOSFET according to the third embodiment of the present invention. Therefore, it is desirable for the ratio noted above to fall within a range of between 1.82 and 1.25.
  • the construction of the MOSFET according to the fifth embodiment of the present invention can be formed by the process in which a trench is formed first, followed by applying a buried epitaxial growth.
  • a trench is formed by a dry etching method such that the width of the trench is gradually decreased in the depth direction, followed by forming a p-type resurf layer 4 by carrying out a crystal growth such that the impurity concentration is rendered uniform.
  • the present invention is not limited to the embodiments described above and can be applied to every modification that can be reached easily by those skilled art based on the disclosure herein.
  • each of the super junction structure, the p-type base layer 5 , the n + -type source layer 6 and the gate electrode 9 is not limited to the stripe shape employed in the embodiments described above, and it is possible for these super junction structure etc. to be arranged zigzag or in the shape of a lattice.
  • the semiconductor material employed in the present invention is not limited to silicon.
  • a compound semiconductor material such as silicon carbide (SiC), gallium nitride (GaN) or aluminum nitride (AlN) as well as diamond.
  • each of the embodiments described above is directed to a vertical element.
  • a lateral element as far as the element has a super junction structure.
  • the present invention is not limited to a power MOSFET having a super junction structure.
  • a switching element having a super junction structure such as SBD, MPS diode, SIT, JFET or IGBT and to a composite or integrated element comprising a diode and a switching element.
  • the power semiconductor device permits increasing the process margin in respect of the amount of the impurity relative to the breakdown voltage without increasing the on-resistance so as to suppress the reduction of the breakdown voltage relative to the change in the amount of the impurity, thereby realizing a power MOSFET having a high breakdown voltage and a low on-resistance.

Landscapes

  • Microelectronics & Electronic Packaging (AREA)
  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Chemical & Material Sciences (AREA)
  • Composite Materials (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Thin Film Transistor (AREA)
  • Electrodes Of Semiconductors (AREA)

Abstract

A power semiconductor device is disclosed, which comprises a semiconductor layer including a first semiconductor layer of a first conductivity type and a second semiconductor layer of a second conductivity type, which are periodically formed in the lateral direction, and a power semiconductor element including the semiconductor layers that are formed periodically, wherein a distribution of an amount of an impurity in a vertical direction of the first semiconductor layer differs from a distribution of an amount of an impurity in the vertical direction of the second semiconductor layer.

Description

CROSS-REFERENCE TO RELATED APPLICATIONS
This application is based upon and claims the benefit of priority from the prior Japanese Patent Application No. 2002-279463, filed Sep. 25, 2002, the entire contents of which are incorporated herein by reference.
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a power semiconductor device used for controlling a large power, particularly, to an element having a super junction structure and used in, for example, a vertical power MOSFET, SBD, MPS diode, SIT, JFET or IGBT.
2. Description of the Related Art
In a vertical power MOSFET, which is one of power semiconductor elements, the on-resistance is greatly dependent on the electrical resistance of the conductive layer (drift layer) portion. The dopant concentration determining the electrical resistance of the drift layer cannot be increased to exceed a limit in accordance with the breakdown voltage of the pn junction formed between the base layer and the drift layer. Therefore, there is a trade-off relationship between the breakdown voltage of the element and the on-resistance. It is important to the low consumption power element to improve the trade-off relationship. The trade-off has a limit determined by the material of the element. In order to achieve a low on-resistance element exceeding the existing power element, it is necessary to exceed the limit noted above.
Known as an example of the MOSFET effective for overcoming the problem noted above is an MOSFET in which a resurf structure, which is called a super junction structure, is buried in the drift layer.
FIG. 13A is a cross sectional view schematically showing the construction of a vertical power MOSFET having a resurf structure buried therein. In the MOSFET shown in the drawing, an n+-type drain layer 2 is formed on one surface of an n-type drift layer 3, and a drain electrode 1 is formed on the n+-type drain layer 2. Also, a plurality of p-type base layers 5 are selectively formed on the other surface of the n-type drift layer 3, and an n+-type source layer 6 is selectively formed on the surface of each of the p-type base layers 5.
A gate insulating film 8 is formed to cover the surfaces of the n+-type source layer 6, the p-type base layer 5, the n-type drift layer 3, the adjacent p-type base layer 5 and the n+-type source layer 6 formed within the p-type base layer 5, and a gate electrode 9 is formed on the gate insulating film 8. Also, a source electrode 7 is formed on the p-type base layer 5 in a manner to surround the gate electrode 9 with the gate insulating film 8 interposed therebetween. The source electrode 7 thus formed is connected to the surfaces of the n+-type source layer 6 and the p-type base layer 5.
A p-type resurf layer 4 connected to the p-type base layer 5 is formed within the n-type drift layer 3 positioned between the p-type base layer 5 and the drain electrode 1. In this case, formed is a vertical resurf structure in which the p-type resurf layer 4 and the n-type drift layer 3 are alternately repeated in the lateral direction. It is possible to increase the impurity concentration in the n-type drift layer 3 by narrowing the clearance of the resurf (cell width) so as to lower the on-resistance.
FIG. 13B shows the impurity concentration profile in the vertical direction in the n-type drift layer 3 and the p-type resurf layer 4 in the vertical power MOSFET shown in FIG. 13A. The n-type drift layer 3 and the p-type resurf layer 4 are equal to each other in the impurity concentration and has a prescribed impurity concentration profile in the vertical direction.
What is important in manufacturing the MOSFET of the construction described above is how to design the super junction structure. To be more specific, the impurity concentration in the n-type drift layer 3 and the p-type resurf layer 4 constitutes an important factor for determining the breakdown voltage and the on-resistance.
In principle, the impurity concentration can be made equivalently zero by making the impurity concentration in the n-type drift layer 3 equal to that in the p-type resurf layer 4 so as to obtain a high breakdown voltage. Therefore, it is possible to make the impurity concentration in the n-type drift layer 3 higher than the impurity concentration in the drift layer in the conventional MOSFET while retaining the breakdown voltage so as to realize a low on-resistance exceeding the limit of the material.
However, in manufacturing the MOSFET, it is difficult to make the amount of the impurity in the n-type drift layer 3 perfectly equal to that in the p-type resurf layer 4 because of the nonuniformity in the process so as to deteriorate the breakdown voltage.
Such being the situation, it is necessary to design the element in view of the deterioration of the breakdown voltage caused by the nonuniformity in the manufacturing process. In this case, for lowering the on-resistance, it is effective to increase the impurity concentration in the n-type drift layer 3. It should be noted in this connection that the process margin relative to the breakdown voltage is determined by the unbalance amount, i.e., the difference in the amount of the impurity between the n-type drift layer 3 and the p-type resurf layer 4. In other words, even if the impurity concentration in the n-type drift layer 3 is increased, the unbalance amount that can be taken as a process margin remains unchanged.
It follows that, if the impurity concentration in the n-type drift layer 3 is increased, the ratio of the allowable unbalance amount to the amount of the impurity in the n-type drift layer 3 is diminished so as to diminish the process margin. On the other hand, in order to ensure a wide process margin, it is necessary to lower the impurity concentration in the n-type drift layer 3, with the result that the on-resistance is increased.
Incidentally, Japanese Patent Disclosure (Kokai) No. 2001-244472 shows in FIG. 1 a semiconductor device that permits increasing the allowable on-current and suppressing the output capacity and the on-resistance while satisfying the required breakdown voltage. In the semiconductor device disclosed in this prior art, an n++-type drain region and a p+-type well region are formed apart from each other in an n-type semiconductor layer of an SOI structure. Also, an n++-type source region is formed within the p+-type well region, and an n-type drift region is formed between the n++-type drain region and the p+-type well region. Further, the impurity concentration within the n-type drift region is distributed such that the impurity concentration is lowered away from the n++-type drain region in each of the lateral direction and the vertical direction of the n-type semiconductor layer.
Japanese Patent Disclosure No. 2001-313391 discloses in FIG. 1 a super junction semiconductor device that permits suppressing the injection of hot carriers into an insulating film and that does not impair the characteristics and reliability of the element active region. The super junction semiconductor device disclosed in this prior art comprises a drain-drift section of a parallel pn junction structure. In this prior art, a p-type breakdown voltage limiter region having a high impurity concentration is formed in that portion of the p-type partition region which forms the well bottom surface of the p-type base region.
U.S. Pat. No. 6,291,856 shows in FIGS. 3 and 4 an MOSFET of a super junction structure, in which the amount of an impurity in the drift layer is defined.
Further, Japanese Patent Disclosure No. 2000-286417 shows in FIG. 1 a lateral MOSFET of a multi-resurf structure. It is taught that a low on-resistance and a high breakdown voltage can be achieved simultaneously in this prior art.
Still further, a power semiconductor element of a super junction structure having a high breakdown voltage and a low on-resistance is disclosed in “Lateral Unbalanced Super junction (USJ/3D-RESURF for High Breakdown Voltage on SOI” by R. Ng, et al, Proceedings of 2001 International Symposium on Power Semiconductor Devices & ICs, Osaka, pp. 395-398. It is taught that the power semiconductor layer of a super junction structure can be achieved by employing a lateral structure in the semiconductor layer of an SOI structure.
As described above, in the conventional vertical power MOSFET, the reduction of the on-resistance is contradictory to the requirement for the expansion of the process margin in respect of the amount of the impurity relative to the breakdown voltage. The difficulty is coped with by setting the impurity concentration in the n-type drift layer 3 at an appropriate value in designing the semiconductor device.
BRIEF SUMMARY OF THE INVENTION
According to an aspect of the present invention, there is provided power semiconductor device comprising a semiconductor layer including a first semiconductor layer of a first conductivity type and a second semiconductor layer of a second conductivity type, which are periodically formed in the lateral direction; and a power semiconductor element including the semiconductor layers that are formed periodically, wherein a distribution of an amount of an impurity in a vertical direction of the first semiconductor layer differs from a distribution of an amount of an impurity in the vertical direction of the second semiconductor layer.
According to another aspect of the present invention, there is provided a power semiconductor device comprising a first semiconductor layer of a first conductivity type; a first main electrode electrically connected to the first semiconductor layer; second semiconductor layers of a second conductivity type formed within the first semiconductor layer and periodically arranged in a lateral direction, a distribution of an amount of an impurity in a vertical direction of the second semiconductor layers being differ from a distribution of an amount of the impurity in the vertical direction of the first semiconductor layer; a third semiconductor layer of the second conductivity type selectively formed in surfaces of the first semiconductor layer and the second semiconductor layer; a fourth semiconductor layer of the first conductivity type selectively formed in a surface of the third semiconductor layer; a second main electrode formed to be connected to the surface of the third semiconductor layer and a surface of the fourth semiconductor layer; and a control electrode formed on the first semiconductor layer, the third semiconductor layer and the fourth semiconductor layer with a gate insulating film interposed therebetween.
BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWING
FIG. 1A is a cross sectional view schematically showing the construction of a vertical power MOSFET according to a first embodiment of the present invention;
FIG. 1B shows the impurity concentration profile in the vertical direction in the n-type drift layer and the p-type resurf layer included in the MOSFET shown in FIG. 1A;
FIG. 2 is a graph showing the relationship between the normalized breakdown voltage and the unbalance amount, i.e., the difference in the amount of the impurity between the n-type drift layer and the p-type resurf layer in the MOSFET shown in FIG. 1A;
FIG. 3 is a graph showing the maximum breakdown voltage and the reduction rate of the breakdown voltage relative to the change in the gradient of the distribution profile of the impurity concentration in the p-type resurf layer included in the MOSFET shown in FIG. 1A;
FIG. 4A is a cross sectional view schematically showing the construction of a modification of the MOSFET shown in FIG. 1A;
FIG. 4B shows the impurity concentration profile in the vertical direction in the n-type drift layer and the p-type resurf layer included in the MOSFET shown in FIG. 4A;
FIG. 5A is a cross sectional view schematically showing the construction of a vertical power MOSFET according to a second embodiment of the present invention;
FIG. 5B shows the impurity concentration profile in the vertical direction in the n-type drift layer and the p-type resurf layer included in the MOSFET shown in FIG. 5A;
FIG. 6A is a cross sectional view schematically showing the construction of a modification of the MOSFET shown in FIG. 5A;
FIG. 6B shows the impurity concentration profile in the vertical direction in the n-type drift layer and the p-type resurf layer included in the MOSFET shown in FIG. 6A;
FIG. 7A is a cross sectional view schematically showing the construction of a vertical power MOSFET according to a third embodiment of the present invention;
FIG. 7B shows the impurity concentration profile in the vertical direction in the n-type drift layer and the p-type resurf layer included in the MOSFET shown in FIG. 7A;
FIG. 8 is a graph showing the relationship between the change in the normalized breakdown voltage and the unbalance amount, i.e., the difference in the amount of the impurity between the n-type drift layer and the p-type resurf layer in the MOSFET shown in FIG. 7A;
FIG. 9 is a graph showing the maximum breakdown voltage and the reduction rate of the breakdown voltage relative to the change in the gradient of the distribution profile of the impurity concentration in the p-type resurf layer included in the MOSFET shown in FIG. 7A;
FIG. 10A is a cross sectional view schematically showing the construction of a vertical power MOSFET according to a fourth embodiment of the present invention;
FIG. 10B shows the impurity concentration profile in the vertical direction in the n-type drift layer and the p-type resurf layer included in the MOSFET shown in FIG. 10A;
FIG. 11A is a cross sectional view schematically showing the construction of a modification of the MOSFET shown in FIG. 10A;
FIG. 11B shows the impurity concentration profile in the vertical direction in the n-type drift layer and the p-type resurf layer included in the MOSFET shown in FIG. 11A;
FIG. 12 is a cross sectional view schematically showing the construction of a vertical power MOSFET according to a fifth embodiment of the present invention;
FIG. 13A is a cross sectional view schematically showing the construction of a conventional vertical power MOSFET having a resurf structure buried therein; and
FIG. 13B shows the impurity concentration profile in the vertical direction in the n-type drift layer and the p-type resurf layer included in the conventional power MOSFET having a resurf structure buried therein as shown in FIG. 13A.
 DETAILED DESCRIPTION OF THE INVENTION
Embodiments of the present invention will now be described with reference to the accompanying drawings. In the embodiments described in the following, the first conductivity type is n-type and the second conductivity type is p-type. Also, the same parts or portions of the semiconductor device are denoted by the same reference numerals throughout the drawings.
<First Embodiment>
FIG. 1A is a cross sectional view schematically showing the construction of a vertical power MOSFET having a resurf structure buried therein according to a first embodiment of the present invention.
In the MOSFET shown in FIG. 1A, a high impurity semiconductor layer, e.g., an n+-type drain layer, 2 is formed on one surface of an n-type drift layer 3, which is a first semiconductor layer, and a drain electrode 1, which is a main electrode, is formed on the n+-type drain layer 2.
A plurality of p-type resurf layers 4 are periodically arranged in the lateral direction as second semiconductor layers in the other surface of the n-type drift layer 3 to form a super junction structure.
A p-type base layer 5 is formed as a third semiconductor layer in the surface of the super junction structure, and an n+-type source layer 6 is selectively formed by diffusion as a fourth semiconductor layer in the surface of the p-type base layer 5 in the shape of a planar stripe.
The p-type base layer 5 has an impurity concentration of, for example, about 1×1017 cm−3 and is formed in a depth of about 2.0 μm. Also, the n+-type source layer 7 has an impurity concentration of, for example, 1×1020 cm−3 and is formed in a depth of about 0.2 μm.
A gate insulating film, e.g., a silicon oxide film, 8 is formed in a thickness of about 0.1 μm in a manner to cover the surface of the region including the n+-type source layer 6, the p-type base layer 5, the n-type drift layer 3, the adjacent p-type base layer 5 and the n+-type source layer 6 positioned inside the p-type base layer 5, and a gate electrode 9 is formed as a first control electrode on the gate insulating film 8 in the shape of a planar stripe.
Further, a source electrode 7 is formed as a second main electrode in the shape of a planar stripe on the surface of each of the p-type base layers 5 in a manner to surround the gate electrode 9 with the gate insulating film 8 interposed therebetween. The source electrode 7 thus formed is connected to the surfaces of each of the n+-type source layer 6 and the p-type base layer 5.
In other words, a plurality of p-type base layers 5 are selectively formed on the other surface of the n-type drift layer 3, and the n+-type source layer 6 is selectively formed on the surface of each of the p-type base layers 5. Also, a p-type resurf layer 4 connected to the p-type base layer 5 is formed within the n-type drift layer 3 positioned between the p-type base layer 5 and the drain electrode 1. In this case, formed is a vertical resurf structure in which the p-type resurf layer 4 and the n-type drift layer 3 are alternately repeated in the lateral direction. It is possible to increase the impurity concentration in the n-type drift layer 3 by narrowing the clearance of the resurf (cell width) so as to lower the on-resistance.
In view of the principle of the super junction structure, it is desirable for the sum of the impurity in the n-type drift layer 3 to be equal to the sum of the impurity in the p-type resurf layer 4. If the sum of the impurity in the n-type drift layer 3 is equal to the sum of the impurity in the p-type resurf layer 4, the equivalent impurity amount in the drift layer is increased so as to lower the breakdown voltage.
FIG. 1B shows the distribution profile in the vertical direction of the impurity concentration in each of the n-type drift layer 3 and the p-type resurf layer 4 shown in FIG. 1A. As shown in FIG. 1B, the impurity concentration in the n-type drift layer 3 has a uniform profile. On the other hand, the impurity concentration in the p-type resurf layer 4 is gradually decreased in the vertical direction (depth direction) from the source electrode 7 toward the drain electrode 1 so as to form an inclined distribution profile.
FIG. 2 is a graph showing the change in the normalized breakdown voltage relative to the unbalance amount, i.e., the difference in the amount of the impurity between the n-type drift layer 3 and the p-type resurf layer 4 included in the MOSFET according to the first embodiment of the present invention, which is shown in FIG. 1A. FIG. 2 also shows for comparison the change in the normalized breakdown voltage in respect of the conventional MOSFET having a super junction structure, which is shown in FIG. 13A. As apparent from FIG. 2, the MOSFET according to the first embodiment of the present invention is smaller in the reduction of the normalized breakdown voltage relative to the unbalance amount of the impurity than the conventional MOSFET.
To be more specific, in view of the principle of the super junction structure, if the impurity concentration in the n-type drift layer 3 is increased for lowering the on-resistance, the reduction in the breakdown voltage relative to the unbalance amount is increased so as to diminish the process margin. However, in the case of employing the structure according to the first embodiment of the present invention, the process margin is rendered broader than that in the construction of the prior art. As a result, it is possible to increase the impurity concentration in the n-type drift layer 3 so as to make it possible to lower the on-resistance.
FIG. 3 is a graph showing the maximum breakdown voltage and the reduction rate of the breakdown voltage relative to the change in the distribution profile of the impurity concentration in the p-type resurf layer 4 included in the MOSFET according to the first embodiment of the present invention, which is shown in FIG. 1A. In the graph of FIG. 3, a ratio of the impurity concentration Nt in an upper portion of the p-type resurf layer 4 to the impurity concentration Nb in the lower portion of the p-type resurf layer 4 is plotted on the abscissa. On the other hand, the maximum breakdown voltage VBmax and a ratio of the reduction amount of the breakdown voltage to the maximum breakdown voltage, i.e., a breakdown voltage reduction rate ΔVB, are plotted on the ordinates.
FIG. 3 covers the case where the impurity unbalance amount between the n-type drift layer 3 and the p-type resurf layer 4 is set at 20% in view of the characteristics shown in FIG. 2. The characteristics covering the case where the gradient of the impurity distribution profile is 1 denote the characteristics of the conventional MOSFT shown in FIG. 13A.
The characteristics shown in FIG. 3 support that, if the gradient of the impurity distribution profile is increased, the breakdown voltage reduction rate ΔVB is decreased by the effect of the impurity distribution profile and that the maximum breakdown voltage is also lowered gradually. It can also be understood that, if it is intended to obtain about 90% of the VBmax of the conventional MOSFET as the maximum breakdown voltage of the MOSFET according to the first embodiment of the present invention, it is desirable to set the gradient of the distribution profile of the impurity concentration in the p-type resurf layer 4 at 1.7 or less. Also, where it is desired to suppress the breakdown voltage reduction rate ΔVB to a level lower than half the ΔVB of the conventional MOSFET, it can be understood that the gradient of the distribution profile of the impurity concentration in the p-type resurf layer 4 should be set at 1.4 or more.
<Modification of First Embodiment>
FIG. 4A is a cross sectional view schematically showing the construction of a modification of the MOSFET shown in FIG. 1A, and FIG. 4B shows the impurity concentration profile in the vertical direction in the n-type drift layer and the p-type resurf layer included in the MOSFET shown in FIG. 4A. The MOSFET shown in FIG. 4A differs from the MOSFET according to the first embodiment of the present invention in that the impurity concentration in the p-type resurf layer 4 is rendered constant in the vertical direction and that the impurity concentration in the n-type drift layer 3 is distributed to form an inclined distribution profile in the vertical direction as shown in FIG. 4B. The MOSFET shown in FIG. 4A is equal to the MOSFET according to the first embodiment of the present invention in the other respects and, thus, the same portions are denoted by the same reference numerals so as to omit the overlapping description.
Even if the distribution of the impurity concentration is changed as described above, it is possible to obtain the operation and the effect basically equal to those of the MOSFET according to the first embodiment of the present invention.
<Second Embodiment>
FIG. 5A is a cross sectional view schematically showing the construction of a vertical power MOSFET according to a second embodiment of the present invention, and FIG. 5B shows the impurity concentration profile in the vertical direction in the n-type drift layer 3 and the p-type resurf layer 4 included in the MOSFET shown in FIG. 5A. In the MOSFET according to the second embodiment of the present invention, the super junction structure included in the MOSFET according to the first embodiment of the present invention is formed by a method of repeating a buried epitaxial growth and an ion implantation.
To be more specific, if an epitaxial growth of an n-type layer and an ion implantation of a p-type dopant are repeated, the impurity concentration in the p-type resurf layer 4 is distributed to form a wavy impurity concentration profile in the depth direction, as shown in FIGS. 5A and 5B. In this case, the impurity concentration profile in which the concentration of the p-type impurity is gradually lowered as a whole in the depth direction, i.e., the impurity concentration in the p-type resurf layer 4 is gradually lowered, can be formed by controlling the ion implanting amount of the p-type dopant for every burying step. As a result, it is possible to expect the operation and the effect basically equal to those produced by the MOSFET according to the first embodiment of present invention.
<Modification of Second Embodiment>
FIG. 6A is a cross sectional view schematically showing the construction of a modification of the MOSFET according to the second embodiment of the present invention shown in FIG. 5A, and FIG. 6B shows the impurity concentration profile in the vertical direction in the n-type drift layer 3 and the p-type resurf layer 4 included in the MOSFET shown in FIG. 6A. The MOSFET shown in FIG. 6A differs from the MOSFET according to the second embodiment of the present invention, which is shown in FIG. 5A, in that the super junction structure is formed by repeating the process of forming a high resistance layer by a crystal growth and performing an ion implantation of both a p-type dopant and an n-type dopant. The MOSFET shown in FIG. 6A is equal to the MOSFET according to the second embodiment of the present invention in the other respects and, thus, the same portions are denoted by the same reference numerals so as to omit the overlapping description.
As described above, it is possible to obtain the operation and the effect basically equal to those produced by the MOSFET according to the second embodiment of the present invention, even if the method of forming the super junction structure is changed.
Incidentally, the method of forming the super junction structure is not limited to the process described above. It is possible to obtain the similar effect by allowing the impurity concentration in the p-type resurf layer 4 to be distributed to have an inclined distribution profile by employing another process. For example, in the case of employing the process in which a trench is formed first, followed by forming a p-type resurf layer 4 by the p-type layer-buried epitaxial growth within the trench, it is possible to change the manner of the dopant introduction in the depth direction by controlling, for example, the flow rate of the dopant gas so as to permit the impurity concentration to exhibit an inclined distribution profile.
Also, in the case of employing the process in which a trench is formed first, followed by applying an ion implantation obliquely into the side wall of the trench, it is possible to allow the impurity concentration to exhibit an inclined distribution profile in the depth direction by imparting a curvature to the shape of the trench or by applying an ion implantation a plurality of times by changing the angle of the ion implantation.
<Third Embodiment>
FIG. 7A is a cross sectional view schematically showing the construction of a vertical power MOSFET according to a third embodiment of the present invention, and FIG. 7B shows the impurity concentration profile in the vertical direction in the n-type drift layer 3 and the p-type resurf layer 4 included in the MOSFET shown in FIG. 7A. The MOSFET according to the third embodiment of the present invention differs from the MOSFET according to the first embodiment of the present invention in that the impurity concentration in the p-type resurf layer 4 included in the MOSFET according to the first embodiment of the present invention is allowed to exhibit an inclined impurity distribution profile in the vertical direction, and that the impurity concentration in the n-type drift layer 3 is also allowed to exhibit an inclined impurity distribution profile in the depth direction. The MOSFET shown in FIG. 7A is equal to the MOSFET according to the first embodiment of the present invention in the other respects and, thus, the same portions are denoted by the same reference numerals so as to omit the overlapping description.
As described above, it is possible to obtain the operation basically equal to that produced by the MOSFET according to the first embodiment of the present invention and an improved effect even if the distribution of the impurity concentration is changed.
FIG. 8 is a graph showing the change in the normalized breakdown voltage relative to the unbalance amount, i.e., the difference in the amount of the impurity between the n-type drift layer 3 and the p-type resurf layer 4 included in the MOSFET according to the third embodiment of the present invention, which is shown in FIG. 7A, the similar change in the normalized breakdown voltage in respect of the MOSFET according to the first embodiment of the present invention, and the similar change in the normalized breakdown voltage in respect of the conventional MOSFET having a super junction structure, which is shown in FIG. 13A.
As apparent from FIG. 8, the MOSFET according to the third embodiment of the present invention permits further lowering the breakdown voltage, compared with not only the conventional MOSFET but also the MOSFET according to the first embodiment of the present invention in which the impurity concentration in only the p-type resurf layer 4 is allowed to exhibit an inclined impurity distribution profile. In addition, it can be understood that the MOSFET according to the third embodiment of the present invention permits increasing the process margin so as to facilitate the lowering of the on-resistance.
FIG. 9 is a graph showing the maximum breakdown voltage and the breakdown voltage reduction rate relative to the change in the gradient of the distribution profile of the impurity in the p-type resurf layer 4 included in the MOSFET according to the third embodiment of the present invention, which is shown in FIG. 7A. In the graph of FIG. 9, plotted on the abscissa is a ratio of the impurity concentration Nt in an upper portion of the p-type resurf layer 4 to the impurity concentration Nb in the lower portion of the p-type resurface layer 4. The ratio noted above represents the gradient of the impurity distribution profile. On the other hand, a ratio of the lowered amount of the breakdown voltage relative to the maximum breakdown voltage to the maximum breakdown voltage, i.e., the breakdown voltage lowering rate ΔVB, is plotted on the ordinate of the graph.
FIG. 9 covers the case where the impurity unbalance amount between the n-type drift layer 3 and the p-type resurf layer 4 is set at 20% in view of the characteristics shown in FIG. 8. The characteristics covering the case where the gradient of the impurity distribution profile is 1 denote the characteristics of the conventional MOSFT shown in FIG. 13A.
The characteristics shown in FIG. 9 support that, if the gradient of the impurity distribution profile is increased, the breakdown voltage reduction rate ΔVB is decreased by the effect of the impurity distribution profile. Also, if the gradient of the impurity concentration profile in the p-type resurf layer 4 included in the MOSFET according to the third embodiment of the present invention exceeds 1.82, the case where the impurity concentration in the n-type drift layer 3 is equal to the impurity concentration in the p-type resurf layer 5 fails to provide the state of obtaining the maximum breakdown voltage VBmax. As a result, the breakdown voltage reduction rate ΔVB is rendered minus so as to make the design complex. Such being the situation, it is desirable for the gradient of the impurity concentration profile in the p-type resurf layer 4 to be not larger than 1.82.
Further, since the impurity concentration in the upper portion of the n-type drift layer 3 is low, compared with the MOSFET according to the first embodiment of the present invention, i.e., the case where the p-type resurf layer 4 alone is allowed to exhibit an inclined impurity distribution profile, the upper portion of the n-type drift layer 3 is promptly depleted upon application of a high voltage. As a result, the capacitance between the gate and the source of the MOSFET is diminished so as to make it possible to expect a rapid switching operation.
It can also be understood from the characteristics shown in FIG. 9 that, where it is desired to suppress the breakdown voltage reduction rate ΔVB of the MOSFET according to the third embodiment of the present invention to a half or less of the breakdown voltage reduction rate ΔVB of the conventional MOSFET, the gradient of the impurity concentration profile in the p-type resurf layer 4 should be set at 1.25 or more.
Incidentally, in the third embodiment of the present invention described above, the impurity concentration profile in the n-type drift layer 3 is inclined in the direction opposite to the direction in which the impurity concentration profile in the p-type resurf layer 4 is inclined, and these two impurity concentration profiles are equal to each other in the amount of the inclination. However, the amount of inclination of the impurity concentration profile in the n-type drift layer 3 need not be equal to that in the p-type resurf layer 4 in the third embodiment of the present invention.
The method of forming the super junction structure is not limited to the process described above. It is also possible to obtain the similar effect by allowing the impurity concentration in the p-type resurf layer 4 to exhibit an inclined distribution profile by using another process.
<Fourth Embodiment>
FIG. 10A is a cross sectional view schematically showing the construction of a vertical power MOSFET according to a fourth embodiment of the present invention, and FIG. 10B shows the impurity concentration profile in the vertical direction in the n-type drift layer and the p-type resurf layer included in the MOSFET shown in FIG. 10A. In the MOSFET according to the fourth embodiment of the present invention, the super junction structure included in the MOSFET according to the third embodiment of the present invention is formed by the method of repeating a buried epitaxial growth and an ion implantation.
To be more specific, if the epitaxial growth of an n-type layer and the ion implantation of a p-type dopant are repeated, formed is a wavy profile in the depth direction in respect of the distribution of the impurity concentration in the p-type resurf layer 4, as shown in FIG. 10B.
In this case, it is possible to form as a whole both a profile in which the amount of the n-type impurity is gradually increased, i.e., the impurity concentration in the n-type drift layer 3 is gradually increased, and another profile in which the amount of the p-type impurity is gradually decreased, i.e., the impurity concentration in the p-type resurf layer is gradually lowered, by controlling the impurity concentration in each of the n-type layers and the amount of the ion implantation of the p-type dopant in every burying step. As a result, it is possible to expect the operation and the effect basically equal to those produced by the MOSFET according to the third embodiment of the present invention.
<Modification of Fourth Embodiment>
FIG. 11A is a cross sectional view schematically showing the construction of a vertical power MOSFET according to a modification of the fourth embodiment of the present invention, and FIG. 11B shows the impurity concentration profile in the vertical direction in the n-type drift layer and the p-type resurf layer included in the MOSFET shown in FIG. 11A. The MOSFET shown in FIG. 11A differs from the MOSFET according to the fourth embodiment of the present invention in that the super junction structure is formed by repeating the processes of forming a high resistance layer by means of crystal growth and of introducing both a p-type dopant and an n-type dopant by means of an ion implantation (the amount of ions to be implanted being controlled every time ions are implanted into each layer). The MOSFET shown in FIG. 11A is equal to the MOSFET shown in FIG. 10A in the other respects and, thus, the same portions are denoted by the same reference numerals so as to omit the overlapping description.
It is possible to obtain the operation and effect basically equal to those produced by the MOSFET according to the second embodiment of the present invention even if the method of forming a super junction structure is changed in this fashion.
Incidentally, the method of forming a super junction structure is not limited to the process described above. It is also possible to obtain the similar effect by allowing the p-type resurf layer 4 to exhibit an inclined impurity concentration distribution profile by using another process.
For example, in the case of employing the process in which a trench is formed first, followed by forming a p-type resurf layer 4 within the trench by performing a p-type layer-buried epitaxial growth, it is possible to allow the p-type resurf layer 4 to exhibit an inclined impurity distribution profile by changing the manner of the dopant introduction in the depth direction by controlling the width and shape of the trench and the flow rate of the dopant gas.
Also, in the case of employing the process in which a trench is formed first, followed by applying an ion implantation obliquely into the side wall of the trench, it is possible to allow the p-type resurf layer 4 to exhibit an inclined impurity distribution profile in the depth direction by imparting a curvature to the shape of the trench or by performing an ion implantation treatment a plurality of times by changing the ion implanting angle.
<Fifth Embodiment>
FIG. 12 is a cross sectional view schematically showing the construction of a vertical power MOSFET according to a fifth embodiment of the present invention. In the MOSFET shown in FIG. 12, the width of resurf layer 4 included in the MOSFET according to the first embodiment of the present invention is changed in the depth direction and the impurity concentration is rendered constant in the vertical direction, thereby allowing the p-type resurf layer 4 to be different from the n-type drift layer 3 in the amount of the impurity in the vertical direction. The MOSFET shown in FIG. 12 is equal to the MOSFET shown in FIG. 1A in the other respects and, thus, the same portions are denoted by the same reference numerals so as to omit the overlapping description.
The amount of the impurity within the p-type resurf layer 4 is equal to the product of the concentration by the width. Therefore, where the impurity concentration within the p-type resurf layer 4 is constant, the amount of the impurity is decreased with decrease in the width in the depth direction. On the other hand, the width of the n-type drift layer 3 is increased in the depth direction and, thus, the amount of the impurity in the n-drift layer 3 is increased in the depth direction. It follows that it is possible to expect the operation and effect similar to those produced by the MOSFET according to the third embodiment of the present invention, i.e., the case where the p-type resurf layer 4 and the n-type drift layer 3 are allowed to exhibit inclined impurity distribution profiles opposite to each other in the direction.
In this case, the ratio in width of the upper portion to the lower portion of the p-type resurf layer 4 is equal in significance to the gradient of the inclined impurity distribution profile in the p-type resurf layer 4 included in the MOSFET according to the third embodiment of the present invention. Therefore, it is desirable for the ratio noted above to fall within a range of between 1.82 and 1.25.
Incidentally, the construction of the MOSFET according to the fifth embodiment of the present invention can be formed by the process in which a trench is formed first, followed by applying a buried epitaxial growth. In this case, a trench is formed by a dry etching method such that the width of the trench is gradually decreased in the depth direction, followed by forming a p-type resurf layer 4 by carrying out a crystal growth such that the impurity concentration is rendered uniform.
Incidentally, the present invention is not limited to the embodiments described above and can be applied to every modification that can be reached easily by those skilled art based on the disclosure herein.
For example, the shape of each of the super junction structure, the p-type base layer 5, the n+-type source layer 6 and the gate electrode 9 is not limited to the stripe shape employed in the embodiments described above, and it is possible for these super junction structure etc. to be arranged zigzag or in the shape of a lattice.
Also, the semiconductor material employed in the present invention is not limited to silicon. Alternatively, it is also possible to use a compound semiconductor material such as silicon carbide (SiC), gallium nitride (GaN) or aluminum nitride (AlN) as well as diamond.
Also, each of the embodiments described above is directed to a vertical element. However, it is also possible to apply the technical idea of the present invention to a lateral element as far as the element has a super junction structure. Also, the present invention is not limited to a power MOSFET having a super junction structure. It is also possible to apply the technical idea of the present invention to a switching element having a super junction structure such as SBD, MPS diode, SIT, JFET or IGBT and to a composite or integrated element comprising a diode and a switching element.
As described above, the power semiconductor device according to the present invention permits increasing the process margin in respect of the amount of the impurity relative to the breakdown voltage without increasing the on-resistance so as to suppress the reduction of the breakdown voltage relative to the change in the amount of the impurity, thereby realizing a power MOSFET having a high breakdown voltage and a low on-resistance.

Claims (35)

What is claimed is:
1. A power semiconductor device comprising:
a first semiconductor layer of a first conductivity type;
a first main electrode electrically connected to the first semiconductor layer;
second semiconductor layers of a second conductivity type formed within the first semiconductor layer and periodically arranged in a lateral direction, a profile of an amount of an impurity in a vertical direction of the second semiconductor layers being differ different from a profile of an amount of the impurity in the vertical direction of the first semiconductor layer;
a third semiconductor layer of the second conductivity type selectively formed in surfaces of the first semiconductor layer and the second semiconductor layer;
a fourth semiconductor layer of the first conductivity type selectively formed in a surface of the third semiconductor layer;
a second main electrode formed to be connected to the surface of the third semiconductor layer and a surface of the fourth semiconductor layer; and
a control electrode formed on the first semiconductor layer, the third semiconductor layer and the fourth semiconductor layer with a gate insulating film interposed therebetween,
wherein the first semiconductor layer has a constant concentration of the impurity in a vertical direction from the second main electrode to the first main electrode; and
theeach second semiconductor layer has a concentration of the impurity distributed such that the impurity concentration is decreased in the vertical direction from the second main electrode to the first main electrode; and
a ratio Nt/Nb of an amount Nt of the impurity on a side of an end of each second semiconductor layer that is close to the second main electrode to an amount Nb of the impurity on a side of another end of each second semiconductor layer that is close to the first main electrode is not larger than 1.7.
2. A power semiconductor device according to claim 1, wherein a ratio Nt/Nb of an amount Nt of the impurity on a side of an end of the second semiconductor layer close to the second main electrode to an amount Nb of the impurity on a side of another end close to the first main electrode is not larger than 1.7.
3. A power semiconductor device according to claim 2 1, wherein a the ratio Nt/Nb of an amount Nt of the impurity on a side of an end of the second semiconductor layer close to the second main electrode to an amount Nb of the impurity on a side of another end close to the first main electrode is not larger is not smaller than 1.4.
4. A power semiconductor device according to claim 1, wherein a portion of the first semiconductor layer is provided between the first main electrode and the second semiconductor layers along the vertical direction.
5. A power semiconductor device according to claim 1, wherein an impurity concentration of the first semiconductor layer is uniform in a vertical direction from the second main electrode to the first main electrode.
6. A power semiconductor device according to claim 1, wherein the second semiconductor layers are provided in trenches, and the trenches are provided in the first semiconductor layer.
7. A power semiconductor device according to claim 6, wherein the impurity concentration of the first semiconductor layer is uniform.
8. A power semiconductor device according to claim 7, wherein the impurity concentration of the first semiconductor layer is uniform in a vertical direction from a bottom of the third semiconductor layer to a bottom of the trench.
9. A power semiconductor device according to claim 1, wherein the first semiconductor layer further comprises:
a fifth semiconductor layer of the first conductivity type between the second semiconductor layers;
and a sixth semiconductor layer of the first conductivity type provided on the first electrode, wherein
an impurity concentration of the fifth semiconductor layer is lower than that of the sixth semiconductor layer.
10. A power semiconductor device according to claim 1, wherein the second semiconductor layers further comprise a plurality of impurity regions, each impurity region being formed by an application of an impurity at different vertical depths and having an impurity concentration, the impurity concentrations of the impurity regions substantially decreasing in a direction from the second main electrode to the first main electrode.
11. A power semiconductor device according to claim 10, wherein an impurity concentration of the first semiconductor layer is uniform.
12. A power semiconductor device according to claim 11, wherein the impurity concentration of the first semiconductor layer is uniform in a vertical direction from an impurity peak position of a top impurity region in the plurality of impurity regions to an impurity peak position of a bottom impurity region in the plurality of impurity regions.
13. A power semiconductor device according to claim 10, wherein a portion of the first semiconductor layer is provided between the first main electrode and the second semiconductor layers.
14. A power semiconductor device according to claim 10, wherein the first semiconductor layer further comprises:
a fifth semiconductor layer of the first conductivity type between the second semiconductor layers;
and a sixth semiconductor layer of the first conductivity type provided on the first electrode, wherein
an impurity concentration of the fifth semiconductor layer is lower than that of the sixth semiconductor layer.
15. A power semiconductor device according to claim 10, wherein the impurity concentration of a portion of a first impurity region in the plurality of impurity regions that is closer to the second main electrode is less than the impurity concentration of a portion of a second impurity region in the plurality of impurity regions that is located closer to the first main electrode than is the first impurity region in the plurality of impurity regions.
16. A power semiconductor device of claim 1, wherein
the first main electrode extends in a first direction; and
the second semiconductor layers are periodically spaced apart in the first direction.
17. A power semiconductor device of claim 16, wherein the second semiconductor layers comprise a plurality of columns extending inwardly of the first semiconductor layer in a second direction generally perpendicular to the first direction.
18. A power semiconductor device according to claim 10, wherein a ratio Nt/Nb of a maximum amount Nt of the impurity of the second semiconductor layers in the impurity region closest to the second main electrode to a maximum amount Nb of the impurity of the second semiconductor layers in the impurity region closest to the first main electrode is not larger than 1.7.
19. A power semiconductor device according to claim 18, wherein the ratio Nt/Nb is not smaller than 1.4.
20. A power semiconductor device comprising:
a first semiconductor layer of a first conductivity type;
a first main electrode electrically connected to the first semiconductor layer;
second semiconductor layers of a second conductivity type, each second semiconductor layer formed in a substantially vertical column within the first semiconductor layer and periodically arranged in a horizontal direction;
a third semiconductor layer of the second conductivity type selectively formed in surfaces of the first semiconductor layer and the second semiconductor layer;
a fourth semiconductor layer of the first conductivity type selectively formed in a surface of the third semiconductor layer;
a second main electrode electrically connected to a surface of the third semiconductor layer and a surface of the fourth semiconductor layer;
an insulating film formed on a portion of the first semiconductor layer, a portion of the third semiconductor layer, and a portion of the fourth semiconductor layer; and
a gate electrode formed on the insulating film;
wherein an impurity concentration of the first semiconductor layer is constant in a vertical direction from the second main electrode to the first main electrode; and
wherein an impurity concentration of the second semiconductor layers decreases in a vertical direction from the second main electrode to the first main electrode, and said impurity concentration of the second semiconductor layers being different from an impurity concentration of the first semiconductor layer.
21. A power semiconductor device according to claim 20, wherein a ratio Nt/Nb of an amount Nt of the impurity on a side of an end of the second semiconductor layers close to the second main electrode to an amount Nb of the impurity on a side of another end of the second semiconductor layers close to the first main electrode is not larger than 1.7.
22. A power semiconductor device according to claim 21, wherein the ratio Nt/Nb is not smaller than 1.4.
23. A power semiconductor device according to claim 20, wherein the second semiconductor layers further comprise a plurality of impurity regions, each impurity region being formed by an application of an implant dosage of an impurity at different vertical depths and having an impurity concentration, the impurity concentrations of the plurality of impurity regions substantially decreasing in a direction from the second main electrode to the first main electrode.
24. A power semiconductor device according to claim 23, wherein a ratio Nt/Nb of a maximum amount Nt of the impurity of the second semiconductor layers in the impurity region closest to the second main electrode to a maximum amount Nb of the impurity of the second semiconductor layers in the impurity region closest to the first main electrode is not larger than 1.7.
25. A power semiconductor device according to claim 24, wherein the ratio Nt/Nb is not smaller than 1.4.
26. A power semiconductor device according to claim 23, wherein a ratio Nt/Nb of an average amount Nt of the impurity of the second semiconductor layers in the impurity region closest to the second main electrode to an average amount Nb of the impurity of the second semiconductor layers in the impurity region closest to the first main electrode is not larger than 1.7.
27. A power semiconductor device according to claim 26, wherein the ratio Nt/Nb is not smaller than 1.4.
28. A power semiconductor device according to claim 20, wherein
an impurity concentration of a first conductivity type impurity in the first semiconductor layer is constant in a direction orthogonal to a surface of the first semiconductor layer; and
an impurity concentration of a first conductivity type impurity in the second semiconductor layers is constant in a direction from the second main electrode to the first main electrode, and an impurity concentration of a second conductivity type impurity decreases in a direction from the second main electrode to the first main electrode.
29. A power semiconductor device comprising:
a first semiconductor layer of a first conductivity type;
a first main electrode electrically connected to the first semiconductor layer;
second semiconductor layers of a second conductivity type, each second semiconductor layer formed in a substantially vertical column within the first semiconductor layer and periodically arranged in a horizontal direction;
a third semiconductor layer of the second conductivity type selectively formed in surfaces of the first semiconductor layer and the second semiconductor layer;
a fourth semiconductor layer of the first conductivity type selectively formed in a surface of the third semiconductor layer;
a second main electrode electrically connected to a surface of the third semiconductor layer and a surface of the fourth semiconductor layer;
an insulating film formed on a portion of the first semiconductor layer, a portion of the third semiconductor layer, and a portion of the fourth semiconductor layer; and
a gate electrode formed on the insulating film; wherein
an impurity concentration of a first conductivity type impurity in the first semiconductor layer is constant in a direction orthogonal to a surface of the first semiconductor layer; and
an impurity concentration of a first conductivity type impurity in the second semiconductor layers is constant in a direction from the second main electrode to the first main electrode, and an impurity concentration of a second conductivity type impurity decreases in a direction from the second main electrode to the first main electrode.
30. A power semiconductor device according to claim 29, wherein a ratio Nt/Nb of an amount Nt of the second conductivity type impurity on a side of an end of the second semiconductor layers close to the second main electrode to an amount Nb of the second conductivity type impurity on a side of another end of the second semiconductor layers close to the first main electrode is not larger than 1.7.
31. A power semiconductor device according to claim 30, wherein the ratio Nt/Nb is not smaller than 1.4.
32. A power semiconductor device according to claim 29, wherein the second semiconductor layers further comprise a plurality of implantation regions, each implantation region being formed by the application of an ion implantation dosage at different vertical depths and having an impurity concentration substantially proportional to the ion implantation dosage, the ion implantation dosages decreasing in a direction from the second main electrode to the first main electrode.
33. A power semiconductor device according to claim 32, wherein a ratio Nt/Nb of a maximum amount Nt of the second conductivity type impurity of the second semiconductor layer in the implantation region closest to the second main electrode to a maximum amount Nb of the second conductivity type impurity of the second semiconductor layer in the implantation region closest to the first main electrode is not smaller than 1.4.
34. A power semiconductor device according to claim 29, wherein a ratio Nt/Nb of an average amount Nt of the second conductivity type impurity of the second semiconductor layers in the implantation region closest to the second main electrode to an average amount Nb of the second conductivity type impurity of the second semiconductor layer in the implantation region closest to the first main electrode is not larger than 1.7.
35. A power semiconductor device according to claim 34, wherein the ratio Nt/Nb is not smaller than 1.4.
US15/252,058 2002-09-25 2016-08-30 Semiconductor device with alternating conductivity type layers having different vertical impurity concentration profiles Expired - Lifetime USRE46799E1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US15/252,058 USRE46799E1 (en) 2002-09-25 2016-08-30 Semiconductor device with alternating conductivity type layers having different vertical impurity concentration profiles

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP2002279463A JP3634830B2 (en) 2002-09-25 2002-09-25 Power semiconductor device
JP2002-279463 2002-09-25
US10/342,364 US6888195B2 (en) 2002-09-25 2003-01-15 Semiconductor device with alternating conductivity type layers having different vertical impurity concentration profiles
US15/252,058 USRE46799E1 (en) 2002-09-25 2016-08-30 Semiconductor device with alternating conductivity type layers having different vertical impurity concentration profiles

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US10/342,364 Reissue US6888195B2 (en) 2002-09-25 2003-01-15 Semiconductor device with alternating conductivity type layers having different vertical impurity concentration profiles

Publications (1)

Publication Number Publication Date
USRE46799E1 true USRE46799E1 (en) 2018-04-17

Family

ID=31987096

Family Applications (2)

Application Number Title Priority Date Filing Date
US10/342,364 Ceased US6888195B2 (en) 2002-09-25 2003-01-15 Semiconductor device with alternating conductivity type layers having different vertical impurity concentration profiles
US15/252,058 Expired - Lifetime USRE46799E1 (en) 2002-09-25 2016-08-30 Semiconductor device with alternating conductivity type layers having different vertical impurity concentration profiles

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US10/342,364 Ceased US6888195B2 (en) 2002-09-25 2003-01-15 Semiconductor device with alternating conductivity type layers having different vertical impurity concentration profiles

Country Status (4)

Country Link
US (2) US6888195B2 (en)
JP (1) JP3634830B2 (en)
KR (1) KR100560710B1 (en)
CN (2) CN100550416C (en)

Families Citing this family (99)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102004015921B4 (en) * 2004-03-31 2006-06-14 Infineon Technologies Ag Semiconductor component to be controlled by field effect has connection zones for conductivity modes with electrodes and compensating zones
JP2006005275A (en) * 2004-06-21 2006-01-05 Toshiba Corp Semiconductor device for electric power
JP4851694B2 (en) * 2004-08-24 2012-01-11 株式会社東芝 Manufacturing method of semiconductor device
JP4768259B2 (en) 2004-12-21 2011-09-07 株式会社東芝 Power semiconductor device
JP2006186145A (en) 2004-12-28 2006-07-13 Toshiba Corp Semiconductor device and manufacturing method thereof
JP4939760B2 (en) 2005-03-01 2012-05-30 株式会社東芝 Semiconductor device
US7541643B2 (en) * 2005-04-07 2009-06-02 Kabushiki Kaisha Toshiba Semiconductor device
EP1722421A3 (en) 2005-05-13 2007-04-18 Stmicroelectronics Sa Floating integrated photodiode
EP1722422A3 (en) * 2005-05-13 2007-04-18 Stmicroelectronics Sa Integrated circuit comprising a floating photodiode and manufacturing method thereof
JP2007012858A (en) * 2005-06-30 2007-01-18 Toshiba Corp Semiconductor element and its manufacturing method
JP5002148B2 (en) * 2005-11-24 2012-08-15 株式会社東芝 Semiconductor device
DE102006055131A1 (en) 2005-11-28 2007-06-06 Fuji Electric Holdings Co., Ltd., Kawasaki Semiconductor component for power uses has super blocking arrangement having alternating first and second type dopant layers between substrate and channel
US7679125B2 (en) * 2005-12-14 2010-03-16 Freescale Semiconductor, Inc. Back-gated semiconductor device with a storage layer and methods for forming thereof
JP2007173418A (en) * 2005-12-20 2007-07-05 Toshiba Corp Semiconductor device
US20080017897A1 (en) * 2006-01-30 2008-01-24 Kabushiki Kaisha Toshiba Semiconductor device and method of manufacturing same
JP2007300034A (en) * 2006-05-02 2007-11-15 Toshiba Corp Semiconductor device, and its fabrication process
US20070181927A1 (en) * 2006-02-03 2007-08-09 Yedinak Joseph A Charge balance insulated gate bipolar transistor
CN101385151B (en) * 2006-02-16 2013-07-24 飞兆半导体公司 Lateral power transistor with self-biasing electrodes
US7473976B2 (en) * 2006-02-16 2009-01-06 Fairchild Semiconductor Corporation Lateral power transistor with self-biasing electrodes
JP4748314B2 (en) * 2006-02-22 2011-08-17 トヨタ自動車株式会社 Manufacturing method of semiconductor device
JP5052025B2 (en) * 2006-03-29 2012-10-17 株式会社東芝 Power semiconductor device
JP2007281034A (en) * 2006-04-03 2007-10-25 Toshiba Corp Power semiconductor element
CN101467258B (en) * 2006-04-21 2012-02-08 意法半导体股份有限公司 Technique for producing power semiconductor device and corresponding power semiconductor device
US7737469B2 (en) * 2006-05-16 2010-06-15 Kabushiki Kaisha Toshiba Semiconductor device having superjunction structure formed of p-type and n-type pillar regions
JP2008091450A (en) 2006-09-29 2008-04-17 Toshiba Corp Semiconductor element
DE102006047489B9 (en) * 2006-10-05 2013-01-17 Infineon Technologies Austria Ag Semiconductor device
JP5132123B2 (en) 2006-11-01 2013-01-30 株式会社東芝 Power semiconductor device
JP2008124346A (en) * 2006-11-14 2008-05-29 Toshiba Corp Power semiconductor element
US7531888B2 (en) 2006-11-30 2009-05-12 Fairchild Semiconductor Corporation Integrated latch-up free insulated gate bipolar transistor
DE102006061994B4 (en) * 2006-12-21 2011-05-05 Infineon Technologies Austria Ag Charge compensation device with a drift path between two electrodes and method for producing the same
JP2008187125A (en) * 2007-01-31 2008-08-14 Toshiba Corp Semiconductor device
JP4620075B2 (en) * 2007-04-03 2011-01-26 株式会社東芝 Power semiconductor device
JP4564510B2 (en) * 2007-04-05 2010-10-20 株式会社東芝 Power semiconductor device
JP4564509B2 (en) 2007-04-05 2010-10-20 株式会社東芝 Power semiconductor device
JP5217257B2 (en) * 2007-06-06 2013-06-19 株式会社デンソー Semiconductor device and manufacturing method thereof
JP5298488B2 (en) 2007-09-28 2013-09-25 富士電機株式会社 Semiconductor device
JP4793390B2 (en) * 2008-02-13 2011-10-12 株式会社デンソー Silicon carbide semiconductor device and manufacturing method thereof
EP2091083A3 (en) * 2008-02-13 2009-10-14 Denso Corporation Silicon carbide semiconductor device including a deep layer
JP4640436B2 (en) * 2008-04-14 2011-03-02 株式会社デンソー Method for manufacturing silicon carbide semiconductor device
JP4640439B2 (en) * 2008-04-17 2011-03-02 株式会社デンソー Silicon carbide semiconductor device
US8494608B2 (en) * 2008-04-18 2013-07-23 Medtronic, Inc. Method and apparatus for mapping a structure
JP2009272397A (en) * 2008-05-02 2009-11-19 Toshiba Corp Semiconductor device
JP5484741B2 (en) * 2009-01-23 2014-05-07 株式会社東芝 Semiconductor device
JP5462020B2 (en) * 2009-06-09 2014-04-02 株式会社東芝 Power semiconductor device
WO2011013379A1 (en) 2009-07-31 2011-02-03 Fuji Electric Systems Co., Ltd. Semiconductor apparatus
JP5002628B2 (en) * 2009-08-25 2012-08-15 株式会社東芝 Power semiconductor device
JP5652407B2 (en) 2010-01-29 2015-01-14 富士電機株式会社 Semiconductor device and manufacturing method of semiconductor device
JP2011204796A (en) * 2010-03-24 2011-10-13 Toshiba Corp Semiconductor apparatus, and method of manufacturing the same
JP2011216587A (en) 2010-03-31 2011-10-27 Renesas Electronics Corp Semiconductor device
JP5901003B2 (en) 2010-05-12 2016-04-06 ルネサスエレクトロニクス株式会社 Power semiconductor device
CN102254796B (en) * 2010-05-20 2014-05-21 上海华虹宏力半导体制造有限公司 Method for forming alternative arrangement of P-type and N-type semiconductor thin layers
JP6009731B2 (en) * 2010-10-21 2016-10-19 富士電機株式会社 Semiconductor device
CN102456575A (en) * 2010-10-28 2012-05-16 上海华虹Nec电子有限公司 Making method for semiconductor device with super-junction structure and device structure
CN102468132B (en) * 2010-11-15 2014-07-09 上海华虹宏力半导体制造有限公司 Production method for semiconductor device and device structure
CN102479806B (en) * 2010-11-22 2014-04-16 上海华虹宏力半导体制造有限公司 Super junction semiconductor device and manufacturing method thereof
CN102751313B (en) * 2011-04-19 2016-02-10 上海华虹宏力半导体制造有限公司 Super-junction device and manufacture method
CN102867842B (en) * 2011-07-05 2015-04-08 上海华虹宏力半导体制造有限公司 Super junction device and manufacturing method thereof
CN103022123B (en) * 2011-09-21 2015-10-14 上海华虹宏力半导体制造有限公司 Super junction-semiconductor device and manufacture method thereof
JP2013069775A (en) * 2011-09-21 2013-04-18 Toshiba Corp Semiconductor device and manufacturing method of the same
JP5504235B2 (en) 2011-09-29 2014-05-28 株式会社東芝 Semiconductor device
CN103035677B (en) * 2011-09-30 2015-08-19 上海华虹宏力半导体制造有限公司 Super-junction structures, super junction MOS transistor and manufacture method thereof
JP2013093560A (en) 2011-10-06 2013-05-16 Denso Corp Semiconductor device including vertical semiconductor element
US8710620B2 (en) 2012-07-18 2014-04-29 Infineon Technologies Ag Method of manufacturing semiconductor devices using ion implantation
JP5715604B2 (en) 2012-09-12 2015-05-07 株式会社東芝 Power semiconductor device
JP6253885B2 (en) 2013-01-07 2017-12-27 ルネサスエレクトロニクス株式会社 Vertical power MOSFET
US8901623B2 (en) * 2013-02-18 2014-12-02 Infineon Technologies Austria Ag Super junction semiconductor device with overcompensation zones
KR101514537B1 (en) * 2013-08-09 2015-04-22 삼성전기주식회사 Power semiconductor device and method of fabricating the same
JP5941447B2 (en) * 2013-09-06 2016-06-29 株式会社東芝 Semiconductor device
US9558986B2 (en) * 2013-09-18 2017-01-31 Taiwan Semiconductor Manufacturing Company Ltd. Semiconductor structure and manufacturing method thereof
KR101504300B1 (en) * 2013-10-31 2015-03-20 메이플세미컨덕터(주) 600V Super Junction MOSFET and fabricating the same
JP2015216270A (en) 2014-05-12 2015-12-03 ローム株式会社 Semiconductor device and method of manufacturing semiconductor device
JP6324805B2 (en) * 2014-05-19 2018-05-16 ルネサスエレクトロニクス株式会社 Semiconductor device and manufacturing method thereof
US9887259B2 (en) 2014-06-23 2018-02-06 Vishay-Siliconix Modulated super junction power MOSFET devices
JP6301861B2 (en) * 2014-07-31 2018-03-28 株式会社東芝 Semiconductor device
CN106575666B (en) 2014-08-19 2021-08-06 维西埃-硅化物公司 Super junction metal oxide semiconductor field effect transistor
DE102014119384A1 (en) * 2014-12-22 2016-06-23 Infineon Technologies Austria Ag Charge compensation device
JP6782529B2 (en) * 2015-01-29 2020-11-11 富士電機株式会社 Semiconductor device
DE102015202121B4 (en) * 2015-02-06 2017-09-14 Infineon Technologies Ag SiC based super-barrier semiconductor devices and methods of making them
EP3262678A4 (en) * 2015-02-27 2019-01-09 D3 Semiconductor LLC Surface devices within a vertical power device
US10032873B2 (en) 2015-09-15 2018-07-24 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor device and method of forming the same
TWI581425B (en) * 2015-11-24 2017-05-01 Macroblock Inc And a power semiconductor device having an edge terminal structure having a gradation concentration
CN105977161A (en) * 2016-06-21 2016-09-28 中航（重庆）微电子有限公司 Super-junction structure and preparation method thereof
DE102016115758B3 (en) * 2016-08-25 2018-03-01 Infineon Technologies Austria Ag Semiconductor device containing a superjunction structure
CN107799419A (en) * 2016-08-31 2018-03-13 无锡华润华晶微电子有限公司 Super junction power device and preparation method thereof
JP6254301B1 (en) * 2016-09-02 2017-12-27 新電元工業株式会社 MOSFET and power conversion circuit
WO2018087896A1 (en) 2016-11-11 2018-05-17 新電元工業株式会社 Mosfet and power conversion circuit
JP6857351B2 (en) 2017-02-28 2021-04-14 国立研究開発法人産業技術総合研究所 Silicon Carbide Semiconductor Device and Method for Manufacturing Silicon Carbide Semiconductor Device
CN106684120B (en) * 2017-03-09 2020-07-10 山东大学 Local unbalanced super-junction structure capable of improving voltage resistance
WO2018216222A1 (en) 2017-05-26 2018-11-29 新電元工業株式会社 Mosfet and power conversion circuit
CN107665920A (en) * 2017-09-14 2018-02-06 中航（重庆）微电子有限公司 A kind of preparation method of superjunction devices
JP6777198B2 (en) * 2019-07-03 2020-10-28 富士電機株式会社 Semiconductor device
CN110600534A (en) * 2019-09-05 2019-12-20 曾爱平 Power device with super junction structure and manufacturing method thereof
DE102019125676B3 (en) 2019-09-24 2021-01-21 Infineon Technologies Ag SEMI-CONDUCTOR DEVICE INCLUDING ELECTRICITY SPREAD AREA
KR102306123B1 (en) * 2020-03-19 2021-09-28 파워마스터반도체 주식회사 Semiconductor device
CN111799334B (en) * 2020-07-31 2021-06-11 四川大学 Super junction MOSFET (metal-oxide-semiconductor field effect transistor) with reverse conductive groove gate structure
CN115064446B (en) * 2022-08-18 2022-12-16 北京智芯微电子科技有限公司 Super junction semiconductor device and preparation method thereof
CN115172466B (en) * 2022-09-05 2022-11-08 深圳市威兆半导体股份有限公司 Novel super-junction VDMOS structure and preparation method thereof
WO2024143380A1 (en) * 2022-12-28 2024-07-04 ローム株式会社 Sic semiconductor device
WO2024143379A1 (en) * 2022-12-28 2024-07-04 ローム株式会社 SiC SEMICONDUCTOR DEVICE

Citations (33)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5466303A (en) * 1994-03-25 1995-11-14 Nippondenso Co., Ltd. Semiconductor device and manufacturing method therefor
US5844275A (en) * 1994-09-21 1998-12-01 Fuji Electric Co., Ltd. High withstand-voltage lateral MOSFET with a trench and method of producing the same
DE19840032C1 (en) 1998-09-02 1999-11-18 Siemens Ag Semiconductor device for compensation element
US6040600A (en) * 1997-02-10 2000-03-21 Mitsubishi Denki Kabushiki Kaisha Trenched high breakdown voltage semiconductor device
JP2000286417A (en) 1999-03-30 2000-10-13 Toshiba Corp Semiconductor device for power
JP2001244472A (en) 1999-12-22 2001-09-07 Matsushita Electric Works Ltd Semiconductor device and method for its manufacture
US6291856B1 (en) 1998-11-12 2001-09-18 Fuji Electric Co., Ltd. Semiconductor device with alternating conductivity type layer and method of manufacturing the same
US6297534B1 (en) * 1998-10-07 2001-10-02 Kabushiki Kaisha Toshiba Power semiconductor device
US6313482B1 (en) 1999-05-17 2001-11-06 North Carolina State University Silicon carbide power devices having trench-based silicon carbide charge coupling regions therein
JP2001313391A (en) 2000-05-01 2001-11-09 Fuji Electric Co Ltd Semiconductor device
US6404010B2 (en) * 2000-05-19 2002-06-11 Stmicroelectronics S.R.L. MOS technology power device
US6475864B1 (en) * 1999-10-21 2002-11-05 Fuji Electric Co., Ltd. Method of manufacturing a super-junction semiconductor device with an conductivity type layer
US6509608B1 (en) * 1999-07-20 2003-01-21 Koninklijke Philips Electronics N.V. Trench-gate field-effect transistors and their manufacture
US6512268B1 (en) * 1999-08-23 2003-01-28 Fuji Electric Co., Ltd. Super-junction semiconductor device
US6551909B1 (en) * 1998-07-24 2003-04-22 Fuji Electric Co. Ltd. Semiconductor device with alternating conductivity type layer and method of manufacturing the same
US6608350B2 (en) * 2000-12-07 2003-08-19 International Rectifier Corporation High voltage vertical conduction superjunction semiconductor device
US6611021B1 (en) * 1999-10-20 2003-08-26 Fuji Electric Co., Ltd. Semiconductor device and the method of manufacturing the same
US6627949B2 (en) * 2000-06-02 2003-09-30 General Semiconductor, Inc. High voltage power MOSFET having low on-resistance
US6667515B2 (en) * 2001-01-26 2003-12-23 Kabushiki Kaisha Toshiba High breakdown voltage semiconductor device
US6677626B1 (en) * 1998-11-11 2004-01-13 Fuji Electric Co., Ltd. Semiconductor device with alternating conductivity type layer and method of manufacturing the same
US6689662B2 (en) * 1999-06-03 2004-02-10 General Semiconductor, Inc. Method of forming a high voltage power MOSFET having low on-resistance
US6693338B2 (en) * 2001-06-11 2004-02-17 Kabushiki Kaisha Toshiba Power semiconductor device having RESURF layer
US6700141B2 (en) * 2000-10-20 2004-03-02 Fuji Electric Co., Ltd. Semiconductor device
JP2004072068A (en) 2002-06-14 2004-03-04 Fuji Electric Holdings Co Ltd Semiconductor device
US6730962B2 (en) * 2001-12-07 2004-05-04 Texas Instruments Incorporated Method of manufacturing and structure of semiconductor device with field oxide structure
US6750524B2 (en) * 2002-05-14 2004-06-15 Motorola Freescale Semiconductor Trench MOS RESURF super-junction devices
US6750508B2 (en) * 2000-06-30 2004-06-15 Kabushiki Kaisha Toshiba Power semiconductor switching element provided with buried electrode
US6821824B2 (en) * 2001-02-21 2004-11-23 Mitsubishi Denki Kabushiki Kaisha Semiconductor device and method of manufacturing the same
US6849900B2 (en) 2003-04-16 2005-02-01 Kabushiki Kaisha Toshiba Semiconductor device
US6878989B2 (en) * 2001-05-25 2005-04-12 Kabushiki Kaisha Toshiba Power MOSFET semiconductor device and method of manufacturing the same
US6949798B2 (en) * 2002-01-28 2005-09-27 Mitsubishi Denki Kabushiki Kaisha Semiconductor device
US6995426B2 (en) * 2001-12-27 2006-02-07 Kabushiki Kaisha Toshiba Semiconductor device having vertical metal insulator semiconductor transistors having plural spatially overlapping regions of different conductivity type
US7091579B2 (en) * 2002-02-20 2006-08-15 Fuji Electric Co., Ltd. Power semiconductor rectifier having broad buffer structure and method of manufacturing thereof

Patent Citations (37)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5466303A (en) * 1994-03-25 1995-11-14 Nippondenso Co., Ltd. Semiconductor device and manufacturing method therefor
US5844275A (en) * 1994-09-21 1998-12-01 Fuji Electric Co., Ltd. High withstand-voltage lateral MOSFET with a trench and method of producing the same
US6040600A (en) * 1997-02-10 2000-03-21 Mitsubishi Denki Kabushiki Kaisha Trenched high breakdown voltage semiconductor device
US6683347B1 (en) * 1998-07-24 2004-01-27 Fuji Electric Co., Ltd. Semiconductor device with alternating conductivity type layer and method of manufacturing the same
US6551909B1 (en) * 1998-07-24 2003-04-22 Fuji Electric Co. Ltd. Semiconductor device with alternating conductivity type layer and method of manufacturing the same
US6630698B1 (en) 1998-09-02 2003-10-07 Infineon Ag High-voltage semiconductor component
WO2000014807A1 (en) 1998-09-02 2000-03-16 Siemens Aktiengesellschaft High-voltage semiconductor component
DE19840032C1 (en) 1998-09-02 1999-11-18 Siemens Ag Semiconductor device for compensation element
US6297534B1 (en) * 1998-10-07 2001-10-02 Kabushiki Kaisha Toshiba Power semiconductor device
US6677626B1 (en) * 1998-11-11 2004-01-13 Fuji Electric Co., Ltd. Semiconductor device with alternating conductivity type layer and method of manufacturing the same
US6291856B1 (en) 1998-11-12 2001-09-18 Fuji Electric Co., Ltd. Semiconductor device with alternating conductivity type layer and method of manufacturing the same
JP2000286417A (en) 1999-03-30 2000-10-13 Toshiba Corp Semiconductor device for power
US6313482B1 (en) 1999-05-17 2001-11-06 North Carolina State University Silicon carbide power devices having trench-based silicon carbide charge coupling regions therein
US6689662B2 (en) * 1999-06-03 2004-02-10 General Semiconductor, Inc. Method of forming a high voltage power MOSFET having low on-resistance
US6509608B1 (en) * 1999-07-20 2003-01-21 Koninklijke Philips Electronics N.V. Trench-gate field-effect transistors and their manufacture
US6512268B1 (en) * 1999-08-23 2003-01-28 Fuji Electric Co., Ltd. Super-junction semiconductor device
US6611021B1 (en) * 1999-10-20 2003-08-26 Fuji Electric Co., Ltd. Semiconductor device and the method of manufacturing the same
US6475864B1 (en) * 1999-10-21 2002-11-05 Fuji Electric Co., Ltd. Method of manufacturing a super-junction semiconductor device with an conductivity type layer
JP2001244472A (en) 1999-12-22 2001-09-07 Matsushita Electric Works Ltd Semiconductor device and method for its manufacture
US6586801B2 (en) * 2000-05-01 2003-07-01 Fuji Electric Co., Ltd. Semiconductor device having breakdown voltage limiter regions
JP2001313391A (en) 2000-05-01 2001-11-09 Fuji Electric Co Ltd Semiconductor device
US6404010B2 (en) * 2000-05-19 2002-06-11 Stmicroelectronics S.R.L. MOS technology power device
US6627949B2 (en) * 2000-06-02 2003-09-30 General Semiconductor, Inc. High voltage power MOSFET having low on-resistance
US6750508B2 (en) * 2000-06-30 2004-06-15 Kabushiki Kaisha Toshiba Power semiconductor switching element provided with buried electrode
US6700141B2 (en) * 2000-10-20 2004-03-02 Fuji Electric Co., Ltd. Semiconductor device
US6608350B2 (en) * 2000-12-07 2003-08-19 International Rectifier Corporation High voltage vertical conduction superjunction semiconductor device
US6667515B2 (en) * 2001-01-26 2003-12-23 Kabushiki Kaisha Toshiba High breakdown voltage semiconductor device
US6821824B2 (en) * 2001-02-21 2004-11-23 Mitsubishi Denki Kabushiki Kaisha Semiconductor device and method of manufacturing the same
US6878989B2 (en) * 2001-05-25 2005-04-12 Kabushiki Kaisha Toshiba Power MOSFET semiconductor device and method of manufacturing the same
US6693338B2 (en) * 2001-06-11 2004-02-17 Kabushiki Kaisha Toshiba Power semiconductor device having RESURF layer
US6730962B2 (en) * 2001-12-07 2004-05-04 Texas Instruments Incorporated Method of manufacturing and structure of semiconductor device with field oxide structure
US6995426B2 (en) * 2001-12-27 2006-02-07 Kabushiki Kaisha Toshiba Semiconductor device having vertical metal insulator semiconductor transistors having plural spatially overlapping regions of different conductivity type
US6949798B2 (en) * 2002-01-28 2005-09-27 Mitsubishi Denki Kabushiki Kaisha Semiconductor device
US7091579B2 (en) * 2002-02-20 2006-08-15 Fuji Electric Co., Ltd. Power semiconductor rectifier having broad buffer structure and method of manufacturing thereof
US6750524B2 (en) * 2002-05-14 2004-06-15 Motorola Freescale Semiconductor Trench MOS RESURF super-junction devices
JP2004072068A (en) 2002-06-14 2004-03-04 Fuji Electric Holdings Co Ltd Semiconductor device
US6849900B2 (en) 2003-04-16 2005-02-01 Kabushiki Kaisha Toshiba Semiconductor device

Non-Patent Citations (4)

* Cited by examiner, † Cited by third party
Title
R. Ng et al., "Lateral Unbalanced Super Junction (USJ)/3D-Resurf for High Breakdown Voltage on SOI", Proceedings of 2001 International Symposium on Power Semiconductor Devices & ICs, Osaka, pp. 395-398.
R. Ng et al., "Lateral Unbalanced Super Junction (USJ)/3D—Resurf for High Breakdown Voltage on SOI", Proceedings of 2001 International Symposium on Power Semiconductor Devices & ICs, Osaka, pp. 395-398.
R. Ng, et al. "Lateral Unbalanced Super Junction (USJ)/3D-Resurf for High Breakdown Voltage on SOI", Proceedings of 2001 International Symposium on Power Semiconductor Devices & ICs, pp. 395-398, 2001.
R. Ng, et al. "Lateral Unbalanced Super Junction (USJ)/3D—Resurf for High Breakdown Voltage on SOI", Proceedings of 2001 International Symposium on Power Semiconductor Devices & ICs, pp. 395-398, 2001.

Also Published As

Publication number Publication date
CN1494160A (en) 2004-05-05
US20040056306A1 (en) 2004-03-25
KR100560710B1 (en) 2006-03-16
CN100521228C (en) 2009-07-29
US6888195B2 (en) 2005-05-03
CN101071822A (en) 2007-11-14
JP3634830B2 (en) 2005-03-30
CN100550416C (en) 2009-10-14
KR20040027352A (en) 2004-04-01
JP2004119611A (en) 2004-04-15

Similar Documents

Publication Publication Date Title
USRE46799E1 (en) Semiconductor device with alternating conductivity type layers having different vertical impurity concentration profiles
US7276773B2 (en) Power semiconductor device
USRE47641E1 (en) Semiconductor device with super junction region
CN107112276B (en) (PCC) power with the polysilicon filling trench with taper oxide thickness
US7294886B2 (en) Power semiconductor device
JP5052025B2 (en) Power semiconductor device
US6475864B1 (en) Method of manufacturing a super-junction semiconductor device with an conductivity type layer
US6787872B2 (en) Lateral conduction superjunction semiconductor device
US7420232B2 (en) Lateral junction field effect transistor and method of manufacturing the same
US20060216896A1 (en) Semiconductor device and method for manufacturing same
US20070241394A1 (en) Insulated Gate Semiconductor Device
EP2267788A2 (en) Semiconductor device with alternating conductivity type layer and method of manufacturing the same
JP5342752B2 (en) Semiconductor device
US20090273031A1 (en) Semiconductor device
US20030030051A1 (en) Superjunction device with improved avalanche capability and breakdown voltage
JP5559232B2 (en) Power semiconductor device
US11929395B2 (en) Superjunction transistor device
WO2022118976A1 (en) Superjunction semiconductor apparatus
US11527608B2 (en) Method for producing a transistor device having a superjunction structure
US20230178591A1 (en) Super-junction semiconductor device with enlarged process window for desirable breakdown voltage