US8203149B2 - Standard cell having compensation capacitance - Google Patents
Standard cell having compensation capacitance Download PDFInfo
- Publication number
- US8203149B2 US8203149B2 US12/385,503 US38550309A US8203149B2 US 8203149 B2 US8203149 B2 US 8203149B2 US 38550309 A US38550309 A US 38550309A US 8203149 B2 US8203149 B2 US 8203149B2
- Authority
- US
- United States
- Prior art keywords
- diffusion layer
- well
- pattern
- standard cell
- wiring
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active, expires
Links
- 238000009792 diffusion process Methods 0.000 claims abstract description 241
- 238000009413 insulation Methods 0.000 claims abstract description 49
- 239000012535 impurity Substances 0.000 claims abstract description 32
- 239000004065 semiconductor Substances 0.000 claims description 28
- 239000003990 capacitor Substances 0.000 claims description 13
- 239000000758 substrate Substances 0.000 abstract description 17
- 239000010410 layer Substances 0.000 description 229
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 46
- 229910052721 tungsten Inorganic materials 0.000 description 46
- 239000010937 tungsten Substances 0.000 description 46
- 229910052782 aluminium Inorganic materials 0.000 description 18
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 18
- 230000003247 decreasing effect Effects 0.000 description 15
- 239000011229 interlayer Substances 0.000 description 13
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 9
- 229920005591 polysilicon Polymers 0.000 description 9
- 239000011295 pitch Substances 0.000 description 7
- 238000000034 method Methods 0.000 description 6
- 230000006870 function Effects 0.000 description 5
- 230000008569 process Effects 0.000 description 5
- 239000004020 conductor Substances 0.000 description 3
- 230000000694 effects Effects 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 3
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 2
- 230000002411 adverse Effects 0.000 description 2
- 230000008901 benefit Effects 0.000 description 2
- 229910052802 copper Inorganic materials 0.000 description 2
- 239000010949 copper Substances 0.000 description 2
- 230000036039 immunity Effects 0.000 description 2
- 230000010354 integration Effects 0.000 description 2
- 238000001459 lithography Methods 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 239000000463 material Substances 0.000 description 2
- 229910052751 metal Inorganic materials 0.000 description 2
- 239000002184 metal Substances 0.000 description 2
- 241000812633 Varicus Species 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 230000000593 degrading effect Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 230000009189 diving Effects 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/10—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
- H01L27/118—Masterslice integrated circuits
- H01L27/11803—Masterslice integrated circuits using field effect technology
- H01L27/11807—CMOS gate arrays
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/0203—Particular design considerations for integrated circuits
- H01L27/0207—Geometrical layout of the components, e.g. computer aided design; custom LSI, semi-custom LSI, standard cell technique
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
Definitions
- the present invention relates to a standard cell and a semiconductor device.
- FIG. 1 is a plan perspective view to show a configuration example of a related standard cell.
- the standard cell shown in FIG. 1 is an inverter circuit, some wirings of which are omitted from the figure.
- the standard cell has a rectangular outer shape.
- the standard cell shown in FIG. 1 includes the following two regions. One is a Pch-Tr element region where a P channel Metal Oxide Semiconductor (MOS) transistor element (hereafter indicated by a Pch-Tr element) is formed. The other is an Nch-Tr element region where an N channel MOS transistor element (hereafter, indicated by an Nch-Tr element) is formed.
- MOS Metal Oxide Semiconductor
- Pch-Tr elements 21 and 22 provided in a region of N-well diffusion layer 10 to be turned into a Pch-Tr element region.
- Nch-Tr elements 31 and 32 provided in the Nch-Tr element region.
- Pch-Tr element 21 includes gate electrode 211 , drain electrode 212 , and source electrode 215 .
- Pch-Tr element 22 includes gate electrode 221 , drain electrode 222 , and source electrode 215 .
- Pch-Tr elements 21 and 22 share the use of source electrode 215 .
- Nch-Tr element 31 includes gate electrode 311 , source electrode 312 , and drain electrode 315 .
- Nch-Tr element 32 includes gate electrode 321 , source electrode 322 , and drain electrode 315 .
- Nch-Tr elements 31 and 32 share the use of drain electrode 315 .
- FIG. 2A is a plan view of an active pattern of the standard cell shown in FIG. 1 ;
- FIG. 2B is a plan view of a gate pattern of the standard cell shown in FIG. 1 ;
- FIG. 2C is a plan view of a wiring pattern of the standard cell shown in FIG. 1 .
- the active pattern and the wiring are drawn by combining rectangular patterns as in the layout design, as a result of which, dividing lines are drawn in a pattern. Since the drawing on a mask used in the lithography process is performed without providing these dividing lines, the diving lines will not appear in the semiconductor device to be formed.
- Active pattern 41 shown in FIG. 2A provides a generation region for source electrodes, drain electrodes, and channels of Pch-Tr elements 21 and 22 .
- Active pattern 42 is provided along each side of the two long-sides and one of the short-sides of a rectangle, and in the inner edge thereof. Active pattern 42 provides an opening for applying a predetermined electric potential to N-well diffusion layer 10 .
- Active pattern 43 provides a generation region for source electrodes, drain electrodes, and channels of Nch-Tr elements 31 and 32 .
- Active pattern 44 is provided along each side of the two long-sides and one of the short-sides of a rectangle, and in the inner edge thereof. Active pattern 44 provides an opening for applying an electric potential that is lower than that to N-well diffusion layer 10 , to a P-well diffusion layer.
- the first kind is a dummy pattern for the purpose of uniformly forming a pattern of gate electrodes at the time of gate-etching.
- Dummy patterns 25 a , 25 b , 27 a , and 27 b correspond to the pattern of this kind.
- each of dummy patterns 25 a and 25 b has an equal length to that of respective gate electrodes 211 and 221 , and dummy patterns 25 a and 25 b are provided in parallel beside gate electrodes 211 and 221 respectively.
- Each of dummy patterns 27 a and 27 b has an equal length to that of respective gate electrodes 311 and 321 , and dummy patterns 27 a and 27 b are provided in parallel beside gate electrodes 311 and 321 respectively.
- These dummy patterns 25 a , 25 b , 27 a , and 27 b are kept at a floating potential or fixed to a predetermined electric potential by being connected to the wiring. In this case, the electric potential of dummy patterns 25 a , 25 b , 27 a , and 27 b are kept at a floating state.
- the second kind is a dummy pattern for the purpose of improving the planarization of an inter-layer insulation film to be formed on a gate pattern.
- Dummy patterns 26 and 28 correspond to the pattern of this kind.
- a data rate which is the proportion of the area occupied by the pattern in the gate-electrode forming layer, is preferably uniform in anywhere of the gate-electrode forming layer. Accordingly, it is necessary to increase the data rate of portions having a lower pattern density compared with the vicinity of a gate-electrode forming region, where the pattern density per unit area is relatively large.
- the sizes of dummy patterns 26 and 28 are determined such that the pattern densities are within a predetermined range and dummy patterns 26 and 28 are provided as shown in FIGS. 1 and 2B .
- Dummy patterns 26 , 28 are kept at a floating potential or are fixed to a predetermined electric potential by being connected with the wiring. In this case, the electric potential of dummy pattern 26 , 28 is fixed to a predetermined electric potential.
- the wiring pattern includes wirings 51 , 52 , and 53 .
- wiring 51 appears to be made up of a plurality of patterns, it is in reality made up of one pattern as described above. The same is also true with wiring 53 .
- Wiring 51 is connected with each of drain electrodes 212 and 222 and source electrode 215 of the Pch-Tr element, and active pattern 42 via well contact 61 as shown in FIGS. 1 , 2 A and 2 C.
- Well contact 61 is a plug provided so as to pass through an inter-layer insulation film (not shown) and a gate oxide film (not shown) which are formed between the active pattern and the wiring pattern. Due to well contact 61 , N-well diffusion layer 10 and drain electrodes 212 and 222 will have the same electric potential.
- Wiring 53 is connected with each of source electrodes 312 and 322 and drain electrode 315 of the Nch-Tr element, and active pattern 43 via sub-contact 63 as shown in FIGS. 1 , 2 A and 2 C.
- Sub-contact 63 is provided so as to pass through an inter-layer insulation film (not shown) and a gate oxide film (not shown) which are formed between the active pattern and the wiring pattern. Due to sub-contact 63 , the P-well diffusion layer (not shown) and source electrode 312 and 322 will have the same electric potential.
- the contact plug which connects a P-well diffusion layer with a wiring pattern is referred to as sub-contact 63 .
- Contact 62 is a plug provided so as to pass through an inter-layer insulation film (not shown) formed between dummy pattern 26 and wiring 51 as shown in FIGS. 1 , 2 B, and 2 C. Dummy pattern 26 will have the same electric potential as that of N-well diffusion layer 10 . Moreover, contact 64 is a plug provided so as to pass through an inter-layer insulation film (not shown) formed between dummy pattern 28 and wiring 53 . Dummy pattern 28 will have the same electric potential as that of the P-well diffusion layer (not shown).
- wiring 52 connects source electrode 215 of the Pch-Tr element with drain electrode 315 of the Nch-Tr element via well contact 61 and sub-contact 63 .
- Well contact 61 , contacts 62 and 64 , and sub-contact 63 are formed in the same process.
- the material for well contact 61 , contacts 62 and 64 , and sub-contact 63 is metal such as tungsten and copper, or a conductive material such as polysilicon doped with a conductive impurity.
- a DRAM Dynamic Random Access Memory
- a reference circuit for generating various reference voltages by resistive potential division.
- a reference circuit often utilizes resistance elements which are formed by diffusing a conductive impurity into a site from the surface to a predetermined depth of a substrate or well.
- FIG. 3A is a plan perspective view to show a configuration example of a standard cell including a resistance element; and FIG. 3B shows an equivalent circuit of the standard cell shown in FIG. 3A .
- FIG. 4 is a sectional view taken along line AB shown in FIG. 3A .
- a P-well diffusion layer is provided in each element-forming region of a resistance element and a MOS transistor, from the surface of P-type conductive substrate (simply referred to as “P-substrate”) 700 to a predetermined depth, and gate oxide film 710 is provided as an insulation film on the surface of P-substrate 700 .
- resistance element 500 is formed of a diffusion layer of an N-type conductive impurity and is formed in a region from the surface of P-well diffusion layer 600 to a predetermined depth.
- N-well diffusion layer 602 is formed in the surrounding of P-well diffusion layer 600 , and the side face of P-well diffusion layer 600 is covered with N-well diffusion layer 602 .
- FIG. 3A shows outer edge 622 a and inner edge 622 b of the pattern of N-well diffusion layer 602 .
- deep N-well diffusion layer 604 is formed underneath P-well diffusion layer 600 , and the bottom face of P-well diffusion layer 600 is covered with deep N-well diffusion layer 604 .
- Trench oxide film 551 is formed in the area that surrounds resistance element 500 , and the side face of resistance element 500 is covered with trench oxide film 551 .
- Dummy pattern 502 is provided above trench oxide film 551 in such a way as to surround the forming region of resistance element 500 along the planer pattern of trench oxide film 551 .
- This dummy pattern 502 corresponds to the second of the two kinds of dummy patterns described above and is for the purpose of planarization by CMP processing.
- Dummy pattern 502 and the gate electrode (not shown) of the MOS transistor are in the same layer.
- dummy pattern 502 is provided in the area that surrounds resistance element 500 is for the purpose of preventing the insulation film formed above the gate electrode from being ground faster than other sites thereby from being removed from the surface when it is ground by CMP processing.
- Dummy pattern 504 described later also has the same role as that of dummy pattern 502 .
- the material of dummy patterns 502 and 504 is the same as that of the gate electrode (not shown), and in this case, they are made of a polysilicon layer into which a conductive impurity is diffused. Further, hereafter, the polysilicon layer into which a conductive impurity is diffused is simply referred to as a “polysilicon layer”.
- Sub-contact diffusion layer 512 into which a P-type conductive impurity is diffused is formed outside trench oxide film 551 . Since sub-contact diffusion layer 512 has a higher concentration of conductive impurities than that in P-well diffusion layer 600 , it is indicated by “P+” in FIG. 4 . The reason why sub-contact diffusion layer 512 has a higher concentration of conductive impurities is to decrease the contact resistance between the plug provided in the overlying layer and P-well diffusion layer 600 .
- a diffusion layer for making contact with P-well diffusion layer 600 which has the same kind of conductive impurities as that of P-substrate 700 , is referred to as a sub-contact diffusion layer.
- gate oxide film 710 which has a smaller film thickness than that of the trench oxide film formed next to each side of sub-contact diffusion layer 512 . Because providing an opening through gate oxide film 710 will enable making contact with P-well diffusion layer 600 via sub-contact diffusion layer 512 , the forming site of sub-contact diffusion layer 512 corresponds to the opening pattern of the present invention.
- Trench oxide film 553 is formed in the area that surrounds sub-contact diffusion layer 512 , and the side face of sub-contact diffusion layer 512 is covered with trench oxide film 553 .
- Dummy pattern 504 is provided above trench oxide film 553 along the planar pattern of trench oxide film 553 . Since the bottom face of trench oxide film 553 is at halfway point with respect to the depth of N-well diffusion layer 602 , the side face of P-well diffusion layer 600 is covered with trench oxide film 553 and N-well diffusion layer 602 .
- Well-contact diffusion layer 514 into which an N-type conductive impurity is diffused is formed in the area that surrounds trench oxide film 553 . Since well-contact diffusion layer 514 has a higher concentration of the conductive impurity than that of N-well diffusion layer 602 , it is indicated by “N+” in FIG. 4 . The reason why well-contact diffusion layer 514 has a higher concentration of the conductive impurities is to decrease contact resistance between the plug provided in the overlying layer and N-well diffusion layer 602 . A diffusion layer for making contact with N-well diffusion layer 602 is referred to as a well-contact diffusion layer.
- gate oxide film 710 On well-contact diffusion layer 514 , there is formed gate oxide film 710 , which has a smaller film thickness than that of the trench oxide film formed next to each side of well-contact diffusion layer 514 . Because providing an opening through gate oxide film 710 will enable making contact with N-well diffusion layer 602 via well-contact diffusion layer 514 , the forming site of well-contact diffusion layer 514 corresponds to the opening pattern of the present invention.
- resistance element 500 is indicated by “N ⁇ ” and well-contact diffusion layer 514 is indicated by “N+” in FIG. 4 .
- one of the two ends of resistance element 500 of a rectangular pattern is connected with tungsten wiring 533 via a contact, and the other end is connected with tungsten wiring 537 via a contact. Further, tungsten wiring 537 is connected with sub-contact diffusion layer 512 via sub-contact 522 . Each of tungsten wiring 531 and tungsten wiring 535 is connected with well-contact diffusion layer 514 via well contact 524 .
- Sub-contact 522 is a plug for connecting the wiring with sub-contact diffusion layer 512
- well contact 524 is a plug for connecting the wiring with well-contact diffusion layer 514 .
- the planar pattern of tungsten wiring 533 is rectangular.
- the planar pattern of tungsten wiring 537 has a shape in which a rectangular pattern and the planar pattern of sub-contact diffusion layer 512 are superposed with each other. However, in order to arrange that tungsten wiring 533 and tungsten wiring 537 in the same layer do not come into contact with each other, a part of the wiring pattern corresponding to the planar pattern of sub-contact diffusion layer 512 is removed as shown in FIG. 3A .
- Tungsten wiring 531 and tungsten wiring 535 have a shape in which a portion which intersects with each of tungsten wiring 537 and tungsten wiring 533 is removed from the wiring pattern corresponding to the planar pattern of well-contact diffusion layer 514 .
- insulation film 712 and insulation film 714 are stacked one after another on gate oxide film 710 .
- Dummy pattern 502 and dummy pattern 504 are provided within insulation film 712 and on gate oxide film 710 .
- Sub-contact 522 passes through gate oxide film 710 and insulation film 712 to reach sub-contact diffusion layer 512 .
- Well contact 524 passes through gate oxide film 710 and insulation film 712 to reach well-contact diffusion layer 514 .
- Tungsten wirings 531 , 533 , 535 , and 537 which are in the same layer, are provided within insulation film 714 and on insulation film 712 .
- deep N-well diffusion layer 604 is interposed between P-well diffusion layer 600 , in which resistance element 500 is formed, and a P-well diffusion layer (not shown), in which another element (such as a transistor element in the vicinity) is formed, to separate respective P-well diffusion layers of resistance element 500 and another element.
- resistance element 500 is disposed on P-well diffusion layer 600 dedicated for its own element.
- N-well diffusion layer 604 needs to be kept at a high-voltage potential so as to be reversely biased in the P-N direction with respect to P-well diffusion layer 600 without fail.
- N-well diffusion layer 602 is provided in order to supply a high-voltage potential to deep N-well diffusion layer 604
- well-contact diffusion layer 514 is provided to supply a high-voltage potential to N-well diffusion layer 602 .
- a high-voltage is, for example, a power supply voltage (VDD).
- VDD power supply voltage
- FIGS. 3A and 3B show wirings to which a VDD potential is applied.
- a VDD potential is applied to each of tungsten wirings 531 , 533 , and 535 .
- resistance element 500 is disposed in the center of the forming region of resistance element 500 ; sub-contact diffusion layer 512 for supplying an electric potential to P-well diffusion layer 600 is disposed around resistance element 500 ; and well-contact diffusion layer 514 for supplying an electric potential to N-well diffusion layer 602 and deep N-well diffusion layer 604 is disposed around sub-contact diffusion layer 512 . Further, dummy pattern 502 is disposed between resistance element 500 and sub-contact diffusion layer 512 ; and dummy pattern 504 is disposed between sub-contact diffusion layer 512 and well-contact diffusion layer 514 .
- a pattern made up of a polysilicon layer such as dummy patterns 502 and 504
- the forming region of resistance element 500 will have an extremely low data rate of polysilicon layer compared with the region where a pattern of polysilicon layer is disposed. This will adversely affect the planarization by CMP processing.
- dummy patterns 502 and 504 are disposed in the area that surrounds resistance element 500 so that the data rate of polysilicon layer in the forming region of resistance element 500 becomes closer to that in the forming region of a MOS transistor. Dummy patterns 502 and 504 are kept at a floating or VDD potential.
- Patent Document 1 discloses an example of the method of suppressing the fluctuation of power supply voltage by providing a compensation capacity between power supplies having different electric potentials.
- semiconductor devices utilize not only power supply voltages supplied from the outside, but also various internal power supply voltages which are produced by decreasing or increasing the power supply voltage supplied from the outside by means of an internal circuit. For that reason, a compensation capacity becomes necessary for each of those internal power supplies besides power supply voltages supplied from the outside.
- the compensation capacity is preferably provided in the free space of the chip, the necessary quantity of the compensation capacity may become very large, and the amount of free space in the chip may not be enough to provide the compensation capacity.
- the reference circuit Since the reference circuit is made up of analog circuits, it is characteristically susceptible to noise. Taking into consideration the following two points: that the power supply voltage supplied to the reference circuit will be the original voltage to create a reference voltage in a chip; and that the reference circuit is susceptible to noise, it is particularly important that the reference circuit be disposed with a compensation capacity to control the power supply noise, and thus it becomes necessary to secure layout space for that.
- Securing space for disposing compensation capacity in a chip will result in an increase in chip size.
- compensation capacity is provided in the free space of a chip within a permissible range without increasing the chip size, countermeasure against the noise of the power supply lines may be insufficient and thus the noise may adversely affect circuit characteristics.
- Patent Document 1 discloses a technology of providing a compensation capacity in a circuit cell as a countermeasure against the problem that sufficient layout space for compensation capacity cannot be obtained.
- it is considered to select the most important configuration from among a gate dummy pattern for compensation capacity, a well contact, and a sub-contact, depending on the purpose of the circuit cell, and the configuration selected is disposed in the circuit cell. Therefore, the object is not to dispose a gate dummy pattern for compensation capacity, a well contact, and a sub-contact all in a single cell.
- a standard cell that includes a capacity element which is made up of a first well diffusion layer into which a first conductive impurity is diffused in a region from a surface of a substrate to a predetermined depth, an insulation film provided on the first well diffusion layer, and a first dummy pattern provided on the insulation film.
- a semiconductor device that includes a plurality of the above described standard cells, wherein a plurality of the standard cells are disposed such that first capacity elements of adjacent standard cells are overlapped.
- a capacitor is configured in which a dielectric is interposed between the two electrodes.
- the capacitor which utilizes a dummy pattern provided in the standard cell enables obtaining compensation capacity for controlling noise.
- FIG. 1 is a plan perspective view to show a configuration example of a related standard cell
- FIG. 2A is a plan view of an active pattern of the standard cell shown in FIG. 1 ;
- FIG. 2B is a plan view of a gate pattern of the standard cell shown in FIG. 1 ;
- FIG. 2C is a plan view of a wiring pattern of the standard cell shown in FIG. 1 ;
- FIG. 3A is a plan perspective view to show a configuration example of a standard cell including a resistance element
- FIG. 3B shows an equivalent circuit of the standard cell shown in FIG. 3A ;
- FIG. 4 is a sectional view taken along line A-B shown in FIG. 3A ;
- FIG. 5 is a plan perspective view to show a configuration example of the standard cell of a first embodiment
- FIG. 6A is a plan view to show the pattern of gates of the standard cell shown in FIG. 5 ;
- FIG. 6B is a plan view to show the pattern of wirings of the standard cell shown in FIG. 5 ;
- FIG. 7 is a sectional view taken along line A-B shown in FIG. 5 ;
- FIG. 8 is a sectional view taken along line C-D shown in FIG. 5 ;
- FIG. 9 is a plan perspective view to show a configuration example of a circuit in which multiple kinds of standard cells are placed side by side;
- FIG. 10 is a plan perspective view to explain varicus dimensions in a standard cell
- FIG. 11 is a plan perspective view to show a configuration example of the standard cell in a second embodiment
- FIG. 12 is a plan perspective view to show another configuration example of the standard cell shown in FIG. 11 ;
- FIG. 13 is a plan perspective view to show another configuration example of the standard cell of the second embodiment
- FIG. 14 is a plan perspective view to show another configuration example of the standard cell shown in FIG. 13 ;
- FIG. 15A is a plan perspective view to show a configuration example of the standard cell of a third embodiment
- FIG. 15B shows an equivalent circuit of the standard cell shown in FIG. 15A ;
- FIG. 16A is a sectional view taken along line C-D shown in FIG. 15A ;
- FIG. 16B shows a sectional structure at a site of a first aluminum wiring
- FIG. 17A is a plan perspective view to show a configuration example of a case in which a plurality of the standard cells shown in FIG. 15A are disposed side by side;
- FIG. 17B shows an equivalent circuit of the configuration shown in FIG. 17A ;
- FIG. 18 is a plan view to show the layout of the standard cell of an example 2;
- FIG. 19 is a plan perspective view to show a configuration example of a standard cell of a fourth embodiment
- FIG. 20 is a plan perspective view to show another configuration example of a standard cell of the fourth embodiment.
- FIG. 21A is a plan perspective view to show a configuration example of a standard cell of a fifth embodiment
- FIG. 21B shows an equivalent circuit of the standard cell shown in FIG. 21A ;
- FIG. 22 is a sectional view taken along line C-D shown in FIG. 21A .
- the configuration of a standard cell of the semiconductor device of the present embodiment will be described.
- the standard cell of the present embodiment is configured to include a MOS transistor.
- FIG. 5 is a plan perspective view to show a configuration example of the standard cell of the present embodiment.
- the standard cell shown in FIG. 5 is an inverter circuit, in which some of the wirings are omitted from the figure.
- FIG. 6A is a plan view to show the pattern of gates of the standard cell shown in FIG. 5
- FIG. 6B is a plan view to show the pattern of wirings of the standard cell shown in FIG. 5 . Since the active patterns are the same as in FIG. 2A , description thereof will be omitted. Configurations similar to those shown in FIG. 1 are given the same symbols and detailed description thereof will be omitted.
- dummy patterns of FIG. 6A are drawn by combining rectangular patterns as in the case of a layout design. Therefore, dividing lines are drawn in a pattern. Since drawing on a mask used in the lithography process is performed without providing these dividing lines, they will not appear in the semiconductor device to be formed. This is also true with the wiring pattern shown in FIG. 6B .
- the standard cell of the present embodiment has a rectangular outer shape.
- compensation capacity element 71 is provided around Pch-Tr elements 21 and 22
- compensation capacity element 73 is provided around Nch-Tr elements 31 and 32 .
- the configuration of compensation capacity elements 71 and 73 will be described in detail.
- dummy pattern 126 is configured to include dummy patterns 25 a , 25 b , and 26 shown in FIG. 2B .
- the portion of dummy pattern 126 corresponding to dummy patterns 25 a and 25 b is provided in parallel with the gate electrode of Pch-Tr elements 21 and 22 .
- the portion corresponding to dummy pattern 26 is provided between the active pattern on the side of short-side and Pch-Tr elements 21 and 22 .
- a part of dummy pattern 126 is provided on active pattern 42 shown in FIG. 2A , and this portion becomes part of the configuration of compensation capacity element 71 .
- Dummy pattern 126 is connected with wiring 57 shown in FIG. 6B via contact 66 shown in FIG. 5 .
- dummy pattern 128 is configured to include dummy patterns 27 a , 27 b , and 28 shown in FIG. 2B .
- the portion of dummy pattern 128 corresponding to dummy patterns 27 a and 27 b is provided in parallel with the gate electrode of Nch-Tr elements 31 and 32 .
- the portion corresponding to dummy pattern 28 is provided between the active pattern on the side of short-side and Nch-Tr elements 31 and 32 .
- a part of dummy pattern 128 is provided on active pattern 44 shown in FIG. 2A and this portion becomes part of the configuration of compensation capacity element 73 .
- Dummy pattern 128 is connected with wiring 55 shown in FIG. 6B via contact 68 shown in FIG. 5 .
- Contacts 66 and 68 are formed concurrently with well contact 61 and sub-contact 63 .
- gate electrodes 211 , 221 , 311 , and 321 and dummy patterns 126 and 128 are formed of polysilicon doped with a conductive impurity.
- Wiring 55 shown in FIG. 6B is longer than the pattern of wiring 51 shown in FIG. 2C by the length of the portion where the right end portion in the figure forms contact 68 .
- wiring 57 shown in FIG. 6B is longer than the pattern of wiring 53 shown in FIG. 2C by the length of the portion where the left end portion in the figure forms contact 66 .
- FIG. 7 is a sectional view taken along line A-B shown in FIG. 5 ; and FIG. 8 is a sectional view taken along line C-D shown in FIG. 5 .
- FIG. 7 shows a section of compensation capacity element 71 in a Pch-Tr element region.
- FIG. 8 shows a section of compensation capacity element 73 in an Nch-Tr element region.
- N-well diffusion layer 10 is provided from the surface of substrate 100 to a predetermined depth, and trench oxide film 81 is provided in the outer periphery of active patterns in N-well diffusion layer 10 .
- Gate oxide film 83 is formed on N-well diffusion layer 10 and dummy pattern 126 is provided on a part of the surface of gate oxide film 83 .
- Inter-layer insulation film 85 covering the side face and upper face of dummy pattern 126 is formed on gate oxide film 83
- wiring 55 is provided on inter-layer insulation film 85 .
- Wiring 55 has its side face and upper face covered with insulation film 87 .
- Well-contact diffusion layer 91 is formed in N-well diffusion layer 10 under the site of gate oxide film 83 which is not covered with dummy pattern 126 .
- Well-contact diffusion layer 91 has a higher concentration of N-type conductive impurities than that of N-well diffusion layer 10 .
- Well-contact diffusion layer 91 is connected with wiring 55 via well contact 61 which is provided so as to pass through inter-layer insulation film 85 and gate oxide film 83 .
- dummy pattern 126 and well contact 61 are alternately provided on the active pattern in the longitudinal direction of the standard cell. It is noted that well-contact diffusion layer 91 is concurrently formed in the source/drain electrode forming process of Nch-Tr elements 31 and 32 .
- P-well diffusion layer 82 is provided from the surface of substrate 100 to a predetermined depth, and trench oxide film 81 is provided in the outer periphery of active patterns in P-well diffusion layer 82 .
- Gate oxide film 83 is formed on P-well diffusion layer 82 and dummy pattern 128 is provided on a part of the surface of gate oxide film 83 .
- Inter-layer insulation film 85 covering the side face and upper face of dummy pattern 128 is formed on gate oxide film 83
- wiring 57 is provided on inter-layer insulation film 85 .
- Wiring 57 has its side face and upper face covered with insulation film 87 .
- Sub-contact diffusion layer 93 is formed in P-well diffusion layer 82 under the site of gate oxide film 83 which is not covered with dummy pattern 128 .
- Sub-contact diffusion layer 93 has a higher concentration of P-type conductive impurities than that of P-well diffusion layer 82 .
- Sub-contact diffusion layer 93 is connected with wiring 57 via sub-contact 63 which is provided so as to pass through inter-layer insulation film 85 and gate oxide film 83 .
- dummy pattern 128 and sub-contact 63 are alternately provided on the active pattern in the longitudinal direction of the standard cell. It is noted that sub-contact diffusion layer 93 is concurrently formed in the source/drain electrode forming process of Pch-Tr elements 21 and 22 .
- Compensation capacity element 71 is configured to include dummy pattern 126 , gate oxide film 83 , and N-well diffusion layer 10 .
- a capacity element made up of these three configurations is formed in the region of active pattern 42 shown in FIG. 2A .
- dummy pattern 126 is connected with wiring 57 via contact 66 .
- wiring 57 is connected with P-well diffusion layer 82 via sub-contact 63 , as a result of which, dummy pattern 126 has the same electric potential as P-well diffusion layer 82 .
- Compensation capacity element 73 is configured to include dummy pattern 128 , gate oxide film 83 , and P-well diffusion layer 82 .
- a capacity element made up of these three configurations is formed in the region of active pattern 44 shown in FIG. 2A .
- dummy pattern 128 is connected with wiring 55 via contact 68 .
- wiring 55 is connected with N-well diffusion layer 10 via well contact 61 , as a result of which, dummy pattern 128 has the same electric potential as N-well diffusion layer 10 .
- the standard cell of the present embodiment has characteristic features in its pattern layout and in the structure formed associated therewith, it can be fabricated by using a usual manufacturing technology of semiconductor devices; therefore, detailed description on the manufacturing method of the standard cell of the present embodiment will be omitted.
- a predetermined electric potential is applied to N-well diffusion layer 10 of the standard cell shown in FIG. 5 via wiring 55 , and an electric potential lower than the foregoing electric potential is applied to P-well diffusion layer 82 via wiring 57 .
- the higher one of the two types of electric potentials is referred to as a “high potential” and the lower one as a “low potential”.
- compensation capacity element 71 dummy pattern 126 will be the electrode to which a low potential is applied; N-well diffusion layer 10 will be the electrode to which a high potential is applied; and gate oxide film 83 functions as a dielectric. This will result in a configuration in which a plurality of parallel plate capacity elements, each of which is made up of two electrodes interposing a dielectric, are connected in parallel.
- the capacity owing to compensation capacity element 71 , provides a compensation capacity between the high and low potential power supplies for suppressing fluctuation of the power supply voltage.
- compensation capacity element 73 dummy pattern 128 will be the electrode to which a high potential is applied; P-well diffusion layer 82 will be the electrode to which a low potential is applied; and gate oxide film 83 functions as a dielectric.
- the capacity owing to compensation capacity element 73 , provides a compensation capacity between the high and low potential power supplies for suppressing fluctuation of the power supply voltage.
- a site where the parallel plate capacity element is formed is referred to as a capacity element forming site.
- the gate dummy pattern includes a dummy pattern for the purpose of reducing variation of the gate length when forming gate electrodes and for the purpose of planarization of inter-layer insulation films when applying CMP processing thereto, these objects can also be realized.
- standard cell of the present embodiment Application examples of the standard cell of the present embodiment will be described.
- multiple kinds of standard cells including the standard cell of the present embodiment are disposed side by side along the X-direction and Y-direction.
- FIG. 9 is a plan perspective view to show a configuration example of a circuit in which multiple kinds of standard cells are placed side by side.
- the lateral direction of FIG. 9 is referred to as X-direction and the longitudinal direction as Y-direction.
- Two kinds of standard cells including the standard cell shown in FIG. 5 are utilized.
- the standard cell shown in FIG. 5 corresponds to standard cells 2 a to 2 d shown in FIG. 9
- the other kind of cell corresponds to standard cells 4 a and 4 b.
- capacity element forming sites in adjacent portions of standard cell 2 c and standard cell 2 d are overlapped.
- the capacity element forming sites in respective adjacent portions of standard cell 2 d and standard cell 4 b , standard cell 2 a and standard cell 4 a , and standard cells 4 a and standard cell 2 b are overlapped.
- the circuit area will be reduced in the Y-direction as well.
- FIG. 10 is a plan perspective view to explain various dimensions in a standard cell where the standard cell shown in FIG. 5 is used. Moreover, the coordinate axes of FIG. 10 correspond to those of FIG. 9 .
- length E of the standard cell in the longitudinal direction, length G of Pch-Tr element region in the longitudinal direction, and length H of Nch-Tr element region in the longitudinal direction are standardized for all kinds of standard cells that are to be disposed.
- Length F of the standard cell in Y-direction is adapted to be an integral multiple of a predetermined basic length.
- the basic length is, for example, 1.2 ⁇ m.
- the pitch of well contacts 61 which are disposed along the X-direction in respective left and right inner edges of the cell in FIG. 10 , is fixed, and the pitch of sub-contact 63 is fixed as well.
- the pitches for capacity electrode parts 126 b and 128 b which are disposed along the X-direction, are also fixed respectively. Further, the distance between well contact 61 a and contact 68 is made equal to the distance between sub-contact 63 a and contact 66 .
- Patent Document 1 in view of the purpose of circuitry of the standard cell, it is considered to select the most important configuration from among a compensation capacity, a contact including a well contact and a sub-contact, and a gate dummy pattern, and the configuration selected is disposed in a circuit cell.
- a compensation capacity, a well contact, a sub-contact, and a gate dummy pattern all within a standard cell. Therefore, it is possible to avoid such a case in which providing one of the patterns of those configurations prevents providing the other patterns, and thus to improve the reliability of products.
- the present embodiment is another configuration example based on the standard cell which has been described in the first embodiment. It is noted that in this embodiment, description will be made concerning different points of the standard cell shown in FIG. 5 , and description on similar configurations will be omitted. Further, configurations similar to those of the first embodiment are given the same.
- the pattern of compensation capacity element will not be limited to the case of the standard cell shown in FIG. 5 .
- the pattern of a compensation capacity element can have any geometry provided that a parallel plane capacity element having a gate oxide film as a dielectric can be configured by superposing an active pattern and a dummy pattern of gate electrode disposed in a standard cell, via a gate oxide film. Several examples will be described below.
- FIG. 11 is a plan perspective view to show a configuration example of the standard cell in the present embodiment.
- the standard cell shown in FIG. 11 is configured such that the numbers of well contacts and sub-contacts connected to the active pattern in the inner edge of the cell are decreased compared with the standard cell shown in FIG. 5 , thereby increasing the overlapping area between the dummy pattern and the well diffusion layer.
- the number of well contacts 61 to be connected to active pattern 42 is decreased by 6 to 4 from 10 in the case shown in FIG. 5 . Then dummy pattern 261 is enlarged over the free space where the contacts have been removed. Similarly to this, the number of sub-contacts 63 connected to active pattern 44 is decreased to 4 from 10 in the case of FIG. 5 , and dummy pattern 281 is enlarged over the free space where the contacts have been removed.
- the capacity value of the compensation capacity becomes larger than in the case shown in FIG. 5 .
- the standard cell shown in FIG. 11 may be configured as follows.
- FIG. 12 is a plan perspective view to show another configuration example of the standard cell shown in FIG. 11 .
- the data rate of the gate pattern will be decreased.
- the data rate of the gate pattern will be decreased.
- the data rate of the gate pattern will be decreased.
- the areas of slits 361 and 381 it is possible to adjust the data rate of the gate pattern.
- FIG. 13 is a plan perspective view to show another configuration example of the standard cell of the present embodiment.
- the standard cell shown in FIG. 13 is configured such that the gate width of the Pch-Tr element is smaller than that of the standard cell shown in FIG. 5 and is equal to that of the Nch-Tr element. Decreasing the gate width will increase the area of dummy pattern 26 shown in FIG. 2B .
- the active pattern in the Pch-Tr element region is enlarged from arrow 412 to arrow 411 to be designated as active pattern 46 .
- dummy pattern 26 shown in FIG. 2B is overlapped with active pattern 46 via gate oxide film 83 so that the area of the opposing surface between N-well diffusion layer 10 and dummy pattern 265 in which a portion of surface area of N-well diffusion layer 10 corresponds to the corresponding surface area of dummy pattern 265 , is enlarged to be larger than in the standard cell shown in FIG. 5 .
- the active pattern in the Nch-Tr element region is expanded from arrow 414 to arrow 413 to be designated as active pattern 48 .
- the area of the opposing surface between the P-well diffusion layer and dummy pattern 285 in which a portion of surface area of the P-well diffusion layer corresponds to the corresponding surface area of dummy pattern 285 is enlarged to be larger than in the standard cell shown in FIG. 5 .
- the compensation capacity of the standard cell becomes larger than in the case shown in FIG. 5 .
- the gate width of the Pch-Tr element is made smaller than in the case shown in FIG. 5
- the gate width may be the same as in the case shown in FIG. 5 .
- a contact When expanding the area of active pattern as shown in FIG. 13 , a contact may be provided in a part of the enlarged area rather than assigning all of the enlarged area to the compensation capacity element.
- a contact When expanding the area of active pattern as shown in FIG. 13 , a contact may be provided in a part of the enlarged area rather than assigning all of the enlarged area to the compensation capacity element.
- FIG. 14 is a plan perspective view to show another configuration example of the standard cell shown in FIG. 13 .
- dummy pattern 265 shown in FIG. 13 a part of the region near the Pch-Tr element is removed to form dummy pattern 267 as shown in FIG. 14 . Then, well contacts 61 a and 61 b are provided in the site from where the part of dummy pattern has been removed. Similarly, from dummy pattern 285 shown in FIG. 13 , a part of the region near the Nch-Tr element is removed to form dummy pattern 287 as shown in FIG. 14 . Then, well contacts 63 a and 63 b are provided in the site from where the part of dummy pattern has been removed.
- Nch-Tr elements and Pch-Tr elements are provided in each standard cell, one of them may be provided in each standard cell.
- the standard cell is configured to include a Pch-Tr element region and an Nch-Tr element region, it may be a cell that includes at least either one of the element regions.
- the standard cell is an inverter circuit (INV)
- the standard cell may be other logic circuits such as an NAND and NOR.
- the configuration of a standard cell of the semiconductor device of the present embodiment will be described.
- the standard cell of the present embodiment is configured to include a resistance element. Configurations similar to those shown in FIGS. 3 and 4 are given like symbols, and detailed description thereof will be omitted.
- the resistance element is an N-type diffusion layer.
- FIG. 15A is a plan perspective view to show a configuration example of the standard cell of the present embodiment; and FIG. 15B shows an equivalent circuit of the standard cell shown in FIG. 15A .
- FIG. 16A is a sectional view taken along line C-D shown in FIG. 15A .
- the standard cell of the present invention is provided with dummy pattern 506 which is formed by adding a plurality of enlarged parts 505 in the outer periphery of dummy pattern 504 shown in FIG. 3A .
- Dummy pattern 506 is formed for example in the same layer as the gate electrode of a transistor element not shown, and corresponds to a dummy pattern for planarization at the time of CMP processing.
- Enlarged part 505 of dummy pattern 506 is formed above N-well diffusion layer 602 via gate oxide film 710 as shown in FIG. 16A .
- gate oxide film 710 being an insulation film
- a parallel plate capacitor having gate oxide film 710 as a dielectric is constituted of enlarged part 505 of dummy pattern 506 , N-well diffusion layer 602 , and gate oxide film 710 .
- the capacity of the parallel plate capacitor provides a compensation capacity between VDD and VSS power supplies for the purpose of suppressing variation of power supply voltage. That is, the parallel plate capacitor provides a compensation capacity element for controlling power supply noise.
- First aluminum wiring 540 is provided on insulation film 714 shown in FIG. 4 .
- the reason why the wiring is referred to as first aluminum wiring 540 is that it has two characteristics: that the wiring is in the first layer of the wirings provided above insulation film 714 , and that the conductive material thereof is aluminum.
- the conductive material is aluminum in this case, other metals such as copper and tungsten may be used.
- the supply of a VSS potential to dummy pattern 506 is performed, as shown in FIG. 15A , via first aluminum wiring 540 , contact 526 , tungsten wiring 539 , and contact 528 .
- the connection relationship of these configurations will be described with reference to a sectional structure diagram.
- FIG. 16B shows a sectional structure at the site of first aluminum wiring 540 .
- contact 526 made up of a conductive plug is provided in insulation film 712
- tungsten wiring 539 and contact 528 are provided in insulation film 714 .
- Dummy pattern 506 is connected with tungsten wiring 539 via contact 526 .
- First aluminum wiring 540 is connected with tungsten wiring 539 via contact 528 .
- Tungsten wiring 539 serves as a pad for relaying the electrical connection between dummy pattern 506 and first aluminum wiring 540 .
- compensation capacity element 750 is provided between tungsten wirings 531 and 535 to which a VDD potential is supplied, and to first aluminum wiring 540 to which a VSS potential is supplied, as shown in the equivalent circuit of FIG. 15B .
- a boundary line for distinguishing dummy pattern 504 from enlarged part 505 is drawn on dummy pattern 506 in order to explain the enlarged pattern, but the boundary line is not provided on the pattern which is actually fabricated. Further, the outer edge of enlarged part 505 corresponds to deep N-well diffusion layer 604 , but that is not necessarily so.
- a part of the dummy pattern which is disposed between sub-contact diffusion layer 512 and well-contact diffusion layer 514 , out of the dummy pattern disposed in the region of the cell including a resistance element, is enlarged toward the outside and is overlapped on well-contact diffusion layer 514 via gate oxide film 710 .
- This configuration forms a parallel plate capacitor in which well-contact diffusion layer 514 to which a VDD potential is supplied and dummy pattern 506 to which a VSS potential is supplied serve as the electrode respectively, and gate oxide film 710 serves as a dielectric, and the capacity of this capacitor provides a compensation capacity between VDD-VSS power supplies for the purpose of suppressing the fluctuation of power supply voltage.
- VSS potential to dummy pattern 506
- wiring for the VSS potential somewhere in the region of the standard cell, but generally a resistance element is susceptible to noise. Because of this, it is necessary to cut off noises to the resistance element from the signal wiring which is provided in an upper layer of the standard cell, such as a second aluminum wiring and a third aluminum wiring. To cut off the noise, the resistance element is covered with a shield by the first aluminum wiring fixed to a VSS potential, or the disposition of a signal line above the resistance element is avoided in many cases. Taking into consideration such a wiring layout, it is easy to provide a connection configuration for connecting the first aluminum wiring fixed to a VSS potential with dummy pattern 506 , and the provision of such connection configuration will not be a demerit to the chip.
- resistance elements are used in large numbers in a reference circuit for generating various reference voltages by resistive potential division. Since a reference circuit is made up of analog circuits, it is characteristically susceptible to noise and therefore it is especially important to dispose a compensation capacity for controlling power supply noise for a power supply used in a reference circuit. Further, concerning the location at which compensation capacity will be disposed, it is more effective in achieving noise reduction to dispose it in the vicinity of circuit elements rather than in free space that is distant from the circuit elements such as a resistance element.
- the present embodiment makes it possible to utilize the well-contact diffusion layer disposed in the region of resistance element, and the dummy pattern for CMP processing to form compensation capacity for controlling power supply noise without resulting in an increase in the size of the standard cell including the resistance element.
- the present example is configured such that a plurality of the standard cells shown in FIG. 15A are disposed side by side. Although it is possible to use the standard cell including a resistance element described in the third embodiment by singly disposing it as shown in FIG. 15A , it is often the case that a plurality of resistance elements are used by being placed side by side in a circuit of DRAM.
- FIG. 17A is a plan perspective view to show a configuration example in a case in which a plurality of the standard cells shown in FIG. 15A are disposed side by side.
- standard cells 1001 a to 1001 d are disposed side by side.
- Resistance elements 500 a , 500 b , 500 c , and 500 d are series connected in order.
- Standard cell 1001 a and standard cell 1001 b share the use of a compensation capacity element which is shown by arrow P of FIG. 17A and is made up of a well-contact diffusion layer, a gate oxide film, and a dummy pattern.
- Standard cell 1001 c and standard cell 1001 d share the use of a compensation capacity element which is shown by arrow Q of FIG. 17A and is made up of a well-contact diffusion layer, a gate oxide film, and a dummy pattern.
- Standard cell 1001 a and standard cell 1001 d share the use of a compensation capacity element which is shown by arrow R of FIG. 17A and is made up of a well-contact diffusion layer, a gate oxide film, and a dummy pattern.
- Standard cell 1001 b and standard cell 1001 c share the use of a compensation capacity element which is shown by arrow S of FIG. 17A and is made up of a well-contact diffusion layer, a gate oxide film, and a dummy pattern.
- Respective dummy patterns 506 of standard cells 1001 a to 1001 d are electrically connected.
- a dummy pattern group in which four dummy patterns 506 are connected into a unity, is connected with first aluminum wiring 541 via a contact, tungsten wiring, and a contact.
- the dummy pattern group is connected with first aluminum wiring 541 via contact 526 , tungsten wiring 539 , and contact 528 which are provided in each of standard cell 1001 c and standard cell 1001 d .
- the compensation capacity elements of respective standard cells are connected with first aluminum wiring 541 .
- the overlapping portions between adjacent standard cells are configured to have the same geometry even when the standard cells are disposed in a mirrored manner with respect to each of the X-axis and Y-axis in the area that surrounds a standard cell.
- FIG. 18 is a plan view to show the layout of the standard cell of the present example.
- the sizes of length G of standard cell 1001 in the X-axis direction (short-side length) and length H in the Y-axis direction (long-side length) are specified to be values divisible by two.
- the value of length G divided by 2 is indicated as “I”, and the value of length H divided by 2 as “J”.
- dummy pattern 506 which is superposed above a well-contact diffusion layer via a gate oxide film, is configured to have symmetric left and right geometries (two geometries of length I shown in FIG. 18 ) with the centerline halving length G in the X-axis direction as the axis of symmetry.
- dummy pattern 506 is configured to have symmetric upper and lower geometries (two geometries of length J shown in FIG. 18 ) with the centerline halving length H in Y-axis direction of the standard cell as the axis of symmetry.
- a plurality of the standard cells described in the third embodiment are provided in such a way that well-contact diffusion layers and dummy patterns disposed in the region of a standard cell are overlapped between adjacent standard cells. Thereafter, providing the dummy pattern with a low voltage potential (for example, VSS) opposite to the well-contact diffusion layer will result in the formation of a compensation capacity for controlling noise between VDD-VSS power supplies.
- VSS low voltage potential
- the well-contact diffusion layer and the dummy pattern can be utilized to form compensation capacity for controlling power supply noise.
- the standard cell of the present embodiment is configured such that the capacity of the compensation capacity is increased compared with the standard cell described in the third embodiment. It is noted that in the drawing to explain the present embodiment, configurations similar to those of the standard cell described in the third embodiment are given the same symbols and detailed description thereof will be omitted.
- the dummy pattern may be of any geometry provided that a parallel plate capacitor having a gate oxide film as a dielectric can be formed by superposing a well-contact diffusion layer and a dummy pattern via a gate oxide film.
- FIG. 19 is a plan perspective view to show a configuration example of the standard cell of the present embodiment.
- tungsten wiring 532 which is smaller in wiring length compared with tungsten wiring 531 shown in FIG. 15A is disposed in place of tungsten wiring 531 .
- the number of well contacts 524 for connecting tungsten wiring 532 with well-contact diffusion layer 514 is decreased from 9 to 4. By reducing the length of tungsten wiring and decreasing the number of well contacts, the overlapping area between well-contact diffusion layer 514 and dummy pattern 507 is increased accordingly.
- tungsten wiring 534 which is smaller in wiring length compared with tungsten wiring 535 shown in FIG. 15A is disposed in place of tungsten wiring 535 .
- the number of well contacts 524 for connecting tungsten wiring 534 with well-contact diffusion layer 514 is decreased from 9 to 4. By reducing the length of tungsten wiring and decreasing the number of well contacts, the overlapping area between well-contact diffusion layer 514 and dummy pattern 507 is increased accordingly. In this way, the compensation capacity has been increased.
- FIG. 20 is a plan perspective view to show another configuration example of the standard cell of the present embodiment.
- the compensation capacity is further increased compared with the configuration shown in FIG. 19 .
- tungsten wiring 536 corresponding to the short-side length of the standard cell is disposed in place of tungsten wiring 532 shown in FIG. 19 .
- the number of well contacts 524 for connecting tungsten wiring 536 with well-contact diffusion layer 514 is decreased to 2 from 4 in the case of FIG. 19 so that well contacts 524 are only provided in two corners of the standard cell.
- the overlapping area between well-contact diffusion layer 514 and dummy pattern 508 is further increased accordingly.
- tungsten wiring 538 corresponding to the short-side length of the standard cell is disposed in place of tungsten wiring 534 shown in FIG. 19 .
- the number of well contacts 524 for connecting tungsten wiring 538 with well-contact diffusion layer 514 is decreased from 4 to 2 in the case of FIG. 19 so that well contacts 524 are only provided in two corners of the standard cell.
- the overlapping area between well-contact diffusion layer 514 and dummy pattern 508 is further increased accordingly.
- the present embodiment corresponds to the case in which the resistance element is a P-type conductive diffusion layer.
- FIG. 21A is a plan perspective view to show a configuration example of the standard cell of the present embodiment
- FIG. 21B shows an equivalent circuit of the standard cell shown in FIG. 21A
- FIG. 22 is a sectional view taken along a line C-D shown in FIG. 21A . It is noted that configurations similar to those shown in FIGS. 3A , 4 , and 15 A are given the same symbols and detailed description thereof will be omitted.
- N-well diffusion layer (not shown) is provided in each element-forming region of a resistance element and a MOS transistor, from the surface of N-type conductive substrate (hereafter simply referred to as an “N-substrate”) 900 to a predetermined depth, and gate oxide film 710 is provided as an insulation film on the surface of N-substrate 900 .
- resistance element 800 is formed of a diffusion layer of a P-type conductive impurity and is formed in a region from the surface of an N-well diffusion layer (not shown) to a predetermined depth.
- P-well diffusion layer 902 is formed in the area that surrounds the N-well diffusion layer, and the side face of the N-well diffusion layer is covered with P-well diffusion layer 902 .
- FIG. 21A shows outer edge 922 a and inner edge 922 b of the pattern of P-well diffusion layer 902 .
- deep P-well diffusion layer 904 is formed underneath the N-well diffusion layer, and the bottom face of the N-well diffusion layer is covered with deep P-well diffusion layer 904 . Further, as shown in FIG. 22 , deep P-well diffusion layer 904 is in contact with the bottom face of P-well diffusion layer 902 .
- Trench oxide film 551 shown in FIG. 4 is formed in the area that surrounds resistance element 800 , and the side face of resistance element 800 is covered with trench oxide film 551 .
- Dummy pattern 502 is provided on trench oxide film 551 in such a way to surround the forming region of resistance element 800 along the planer pattern of trench oxide film 551 .
- Sub-contact diffusion layer 812 into which an N-type conductive impurity is diffused is formed outside trench oxide film 551 shown in FIG. 4 .
- Sub-contact diffusion layer 812 has a higher concentration of the conductive impurity than that of the N-well diffusion layer (not shown). The reason why sub-contact diffusion layer 812 has a higher concentration of the conductive impurity is to decrease the contact resistance between sub-contact 822 provided in the overlying layer and the N-well diffusion layer provided in the underlying layer.
- Trench oxide film 553 shown in FIG. 4 is formed in the area that surrounds sub-contact diffusion layer 812 , and the side face of sub-contact diffusion layer 812 is covered with trench oxide film 553 .
- Well-contact diffusion layer 814 into which a P-type conductive impurity is diffused is formed in the area that surrounds trench oxide film 553 . Since well-contact diffusion layer 814 has a higher concentration of the conductive impurity than that of P-well diffusion layer 902 , it is designated as “P+” in FIG. 22 . The reason why well-contact diffusion layer 814 has a higher concentration of the conductive impurity is to decrease the contact resistance between well contact 824 provided in the overlying layer and P-well diffusion layer 902 provided in the underlying layer.
- the standard cell of the present embodiment is, as shown in FIG. 21A , provided with dummy pattern 506 which is formed by adding a plurality of enlarged parts in the outer periphery of dummy pattern 504 shown in FIG. 3A .
- the enlarged part of dummy pattern 506 is formed above P-well diffusion layer 902 via gate oxide film 710 as shown in FIG. 21A . It is assumed that the enlarged part of dummy pattern 506 and P-well diffusion layer 902 are the electrodes and gate oxide film 710 is the insulation film, a configuration in which an insulation film is interposed by two electrodes, is realized as shown in FIG. 22 .
- a parallel plate capacitor that as gate oxide film 710 as a dielectric will be made up of dummy pattern 506 , P-well diffusion layer 902 , and gate oxide film 710 .
- the capacity of the parallel plate capacitor provides a compensation capacity between VDD and VSS power supplies for the purpose of suppressing the variation of power supply voltage. That is, the parallel plate capacitor provides a compensation capacity element for controlling power supply noise.
- compensation capacity element 850 is provided between tungsten wirings 531 , 535 to which a VSS potential is supplied and first aluminum wiring 540 to which a VDD potential is supplied as shown in the equivalent circuit of FIG. 21B .
- the standard cell of the present embodiment will achieve a similar effect to that of the third embodiment even if the resistance element is a P-type conductive diffusion layer. It is noted that each of Example 2 and the fourth embodiment may be applied to the standard cell described in the present embodiment.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Semiconductor Integrated Circuits (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
- Semiconductor Memories (AREA)
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2008103572 | 2008-04-11 | ||
JP2008-103572 | 2008-04-11 | ||
JP2009-004492 | 2009-01-13 | ||
JP2009004492A JP5590802B2 (ja) | 2008-04-11 | 2009-01-13 | 基本セルおよび半導体装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
US20090256180A1 US20090256180A1 (en) | 2009-10-15 |
US8203149B2 true US8203149B2 (en) | 2012-06-19 |
Family
ID=41163249
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/385,503 Active 2030-11-19 US8203149B2 (en) | 2008-04-11 | 2009-04-09 | Standard cell having compensation capacitance |
Country Status (2)
Country | Link |
---|---|
US (1) | US8203149B2 (ja) |
JP (1) | JP5590802B2 (ja) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100230734A1 (en) * | 2009-03-16 | 2010-09-16 | Elpida Memory, Inc. | Semiconductor device and arrangement method of compensation capacitor of semiconductor device |
US20120032272A1 (en) * | 2010-08-06 | 2012-02-09 | Fujitsu Semiconductor Limited | SEMICONDUCTOR DEVICE, SEMICONDUCTOR INTEGRATED CIRCUIT, SRAM, AND METHOD FOR PRODUCING Dt-MOS TRANSISTOR |
US11380700B2 (en) | 2019-08-01 | 2022-07-05 | Samsung Electronics Co., Ltd. | Vertical memory devices |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5430907B2 (ja) * | 2008-10-31 | 2014-03-05 | ピーエスフォー ルクスコ エスエイアールエル | 半導体装置 |
JP5685457B2 (ja) | 2010-04-02 | 2015-03-18 | ルネサスエレクトロニクス株式会社 | 半導体集積回路装置 |
US8519444B2 (en) * | 2010-09-10 | 2013-08-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | Modified design rules to improve device performance |
US8765607B2 (en) | 2011-06-01 | 2014-07-01 | Freescale Semiconductor, Inc. | Active tiling placement for improved latch-up immunity |
US8767404B2 (en) * | 2011-07-01 | 2014-07-01 | Altera Corporation | Decoupling capacitor circuitry |
US8836040B2 (en) | 2012-11-07 | 2014-09-16 | Qualcomm Incorporated | Shared-diffusion standard cell architecture |
WO2021092764A1 (zh) * | 2019-11-12 | 2021-05-20 | 华为技术有限公司 | 一种半导体器件 |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2000353747A (ja) | 1999-06-11 | 2000-12-19 | Mitsubishi Electric Corp | 半導体集積回路装置 |
JP2001284537A (ja) | 2000-04-03 | 2001-10-12 | Nec Corp | 半導体装置およびその製造方法 |
US20050116268A1 (en) * | 2003-04-12 | 2005-06-02 | Sony Corporation | Semiconductor device |
JP2006073696A (ja) | 2004-09-01 | 2006-03-16 | Matsushita Electric Ind Co Ltd | スタンダードセルを用いた半導体集積回路とその設計方法 |
JP2006253393A (ja) | 2005-03-10 | 2006-09-21 | Elpida Memory Inc | 回路セル及び半導体装置 |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS62222651A (ja) * | 1986-03-25 | 1987-09-30 | Seiko Epson Corp | 半導体集積回路装置 |
JP3278765B2 (ja) * | 1997-11-17 | 2002-04-30 | 日本電気株式会社 | 負電圧生成回路 |
JP2001118988A (ja) * | 1999-10-15 | 2001-04-27 | Mitsubishi Electric Corp | 半導体装置 |
US20050009312A1 (en) * | 2003-06-26 | 2005-01-13 | International Business Machines Corporation | Gate length proximity corrected device |
JP2005150639A (ja) * | 2003-11-19 | 2005-06-09 | Sanyo Electric Co Ltd | 半導体集積装置の設計方法、設計装置及び設計プログラム。 |
-
2009
- 2009-01-13 JP JP2009004492A patent/JP5590802B2/ja not_active Expired - Fee Related
- 2009-04-09 US US12/385,503 patent/US8203149B2/en active Active
Patent Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2000353747A (ja) | 1999-06-11 | 2000-12-19 | Mitsubishi Electric Corp | 半導体集積回路装置 |
US20020000578A1 (en) | 1999-06-11 | 2002-01-03 | Takenobu Iwao | Semiconductor integrated circuit device |
US6355948B2 (en) | 1999-06-11 | 2002-03-12 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor integrated circuit device |
JP2001284537A (ja) | 2000-04-03 | 2001-10-12 | Nec Corp | 半導体装置およびその製造方法 |
US20010035555A1 (en) | 2000-04-03 | 2001-11-01 | Makoto Nonaka | Semiconductor device and method of fabricating the same |
US6781238B2 (en) | 2000-04-03 | 2004-08-24 | Nec Corporation | Semiconductor device and method of fabricating the same |
US20050116268A1 (en) * | 2003-04-12 | 2005-06-02 | Sony Corporation | Semiconductor device |
JP2006073696A (ja) | 2004-09-01 | 2006-03-16 | Matsushita Electric Ind Co Ltd | スタンダードセルを用いた半導体集積回路とその設計方法 |
JP2006253393A (ja) | 2005-03-10 | 2006-09-21 | Elpida Memory Inc | 回路セル及び半導体装置 |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100230734A1 (en) * | 2009-03-16 | 2010-09-16 | Elpida Memory, Inc. | Semiconductor device and arrangement method of compensation capacitor of semiconductor device |
US8669605B2 (en) * | 2009-03-16 | 2014-03-11 | Yoshiaki Shimizu | Semiconductor device and arrangement method of compensation capacitor of semiconductor device |
US20120032272A1 (en) * | 2010-08-06 | 2012-02-09 | Fujitsu Semiconductor Limited | SEMICONDUCTOR DEVICE, SEMICONDUCTOR INTEGRATED CIRCUIT, SRAM, AND METHOD FOR PRODUCING Dt-MOS TRANSISTOR |
US8399932B2 (en) * | 2010-08-06 | 2013-03-19 | Fujitsu Semiconductor Limited | Semiconductor device, semiconductor integrated circuit, SRAM, and method for producing Dt-MOS transistor |
US20130154023A1 (en) * | 2010-08-06 | 2013-06-20 | Fujitsu Semiconductor Limited | SEMICONDUCTOR DEVICE, SEMICONDUCTOR INTEGRATED CIRCUIT, SRAM, AND METHOD FOR PRODUCING Dt-MOS TRANSISTOR |
US8907429B2 (en) * | 2010-08-06 | 2014-12-09 | Fujitsu Semiconductor Limited | Semiconductor device, semiconductor integrated circuit, SRAM, and method for producing Dt-MOS transistor |
US11380700B2 (en) | 2019-08-01 | 2022-07-05 | Samsung Electronics Co., Ltd. | Vertical memory devices |
Also Published As
Publication number | Publication date |
---|---|
US20090256180A1 (en) | 2009-10-15 |
JP2009272610A (ja) | 2009-11-19 |
JP5590802B2 (ja) | 2014-09-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8203149B2 (en) | Standard cell having compensation capacitance | |
US11935893B2 (en) | Semiconductor device including standard cells | |
US9406815B2 (en) | Adding decoupling function for TAP cells | |
KR100675281B1 (ko) | 디커플링 캐패시터를 갖는 반도체 소자 및 그 제조방법 | |
US7508696B2 (en) | Decoupling capacitor for semiconductor integrated circuit device | |
US7923809B2 (en) | Semiconductor device having shield structure | |
JP5503971B2 (ja) | 半導体装置 | |
US20070020858A1 (en) | Layout structure of MOS transistors and methods of disposing MOS transistors on an active region | |
US20210305278A1 (en) | Semiconductor integrated circuit device | |
JP2006303220A (ja) | 半導体装置 | |
JP2008235498A (ja) | 半導体装置 | |
JP2010021469A (ja) | 半導体集積回路 | |
JP5214169B2 (ja) | 半導体装置 | |
US6591406B2 (en) | Semiconductor apparatus including bypass capacitor having structure for making automatic design easy, and semiconductor apparatus layout method | |
US20230268336A1 (en) | Semiconductor device | |
US8461920B2 (en) | Semiconductor integrated circuit device | |
KR20080013751A (ko) | 반도체 기억 장치 | |
US20110079834A1 (en) | Semiconductor integrated circuit device | |
JP6120739B2 (ja) | 半導体装置 | |
JP2011199034A (ja) | 半導体装置 | |
US8350272B2 (en) | Semiconductor device | |
US6914300B2 (en) | Semiconductor device | |
US20240186326A1 (en) | Semiconductor device including standard cells | |
US20140084353A1 (en) | Nonvolatile semiconductor memory device | |
KR20230045924A (ko) | 반도체 집적 회로 장치 및 이에 바이어스 파워를 공급하는 방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: ELPIDA MEMORY, INC., JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:AZUMA, SHOJI;REEL/FRAME:022569/0550 Effective date: 20090403 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: ELPIDA MEMORY INC., JAPAN Free format text: SECURITY AGREEMENT;ASSIGNOR:PS4 LUXCO S.A.R.L.;REEL/FRAME:032414/0261 Effective date: 20130726 |
|
AS | Assignment |
Owner name: PS4 LUXCO S.A.R.L., LUXEMBOURG Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ELPIDA MEMORY, INC.;REEL/FRAME:032896/0727 Effective date: 20130726 |
|
FEPP | Fee payment procedure |
Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: PS5 LUXCO S.A.R.L., LUXEMBOURG Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:PS4 LUXCO S.A.R.L.;REEL/FRAME:039818/0506 Effective date: 20130829 Owner name: LONGITUDE SEMICONDUCTOR S.A.R.L., LUXEMBOURG Free format text: CHANGE OF NAME;ASSIGNOR:PS5 LUXCO S.A.R.L.;REEL/FRAME:039793/0880 Effective date: 20131112 |
|
AS | Assignment |
Owner name: LONGITUDE LICENSING LIMITED, IRELAND Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LONGITUDE SEMICONDUCTOR S.A.R.L.;REEL/FRAME:046865/0667 Effective date: 20180731 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |