JP6120739B2 - 半導体装置 - Google Patents
半導体装置 Download PDFInfo
- Publication number
- JP6120739B2 JP6120739B2 JP2013191923A JP2013191923A JP6120739B2 JP 6120739 B2 JP6120739 B2 JP 6120739B2 JP 2013191923 A JP2013191923 A JP 2013191923A JP 2013191923 A JP2013191923 A JP 2013191923A JP 6120739 B2 JP6120739 B2 JP 6120739B2
- Authority
- JP
- Japan
- Prior art keywords
- contact
- bit line
- region
- layer
- plan
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 239000004065 semiconductor Substances 0.000 title claims description 73
- 239000000758 substrate Substances 0.000 claims description 36
- 230000003068 static effect Effects 0.000 claims description 3
- 239000010410 layer Substances 0.000 description 133
- 239000010408 film Substances 0.000 description 60
- 239000011229 interlayer Substances 0.000 description 29
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 17
- 239000003990 capacitor Substances 0.000 description 16
- 238000002955 isolation Methods 0.000 description 15
- 239000012535 impurity Substances 0.000 description 10
- 229910052751 metal Inorganic materials 0.000 description 8
- 239000002184 metal Substances 0.000 description 8
- 230000002093 peripheral effect Effects 0.000 description 8
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 7
- 230000006870 function Effects 0.000 description 7
- 229910052814 silicon oxide Inorganic materials 0.000 description 7
- 229910052581 Si3N4 Inorganic materials 0.000 description 5
- 150000002500 ions Chemical class 0.000 description 5
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 5
- 238000000034 method Methods 0.000 description 4
- 230000000052 comparative effect Effects 0.000 description 3
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 3
- 229910052721 tungsten Inorganic materials 0.000 description 3
- 239000010937 tungsten Substances 0.000 description 3
- WQJQOUPTWCFRMM-UHFFFAOYSA-N tungsten disilicide Chemical compound [Si]#[W]#[Si] WQJQOUPTWCFRMM-UHFFFAOYSA-N 0.000 description 3
- 229910021342 tungsten silicide Inorganic materials 0.000 description 3
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 2
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- 239000011248 coating agent Substances 0.000 description 2
- 238000000576 coating method Methods 0.000 description 2
- 239000013256 coordination polymer Substances 0.000 description 2
- 229910052802 copper Inorganic materials 0.000 description 2
- 239000010949 copper Substances 0.000 description 2
- 238000005530 etching Methods 0.000 description 2
- 230000010354 integration Effects 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- 229910000881 Cu alloy Inorganic materials 0.000 description 1
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 1
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- WPPDFTBPZNZZRP-UHFFFAOYSA-N aluminum copper Chemical compound [Al].[Cu] WPPDFTBPZNZZRP-UHFFFAOYSA-N 0.000 description 1
- 230000004888 barrier function Effects 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 239000000470 constituent Substances 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 230000006866 deterioration Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 238000001312 dry etching Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000001771 impaired effect Effects 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
- 229910052715 tantalum Inorganic materials 0.000 description 1
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
- 239000010936 titanium Substances 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B10/00—Static random access memory [SRAM] devices
- H10B10/12—Static random access memory [SRAM] devices comprising a MOSFET load element
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
- G11C11/412—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using field-effect transistors only
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/02—Disposition of storage elements, e.g. in the form of a matrix array
- G11C5/025—Geometric lay-out considerations of storage- and peripheral-blocks in a semiconductor storage device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/0203—Particular design considerations for integrated circuits
- H01L27/0207—Geometrical layout of the components, e.g. computer aided design; custom LSI, semi-custom LSI, standard cell technique
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
- H10B12/48—Data lines or contacts therefor
- H10B12/482—Bit lines
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
- H10B12/48—Data lines or contacts therefor
- H10B12/488—Word lines
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- Semiconductor Memories (AREA)
- Electrodes Of Semiconductors (AREA)
- Geometry (AREA)
Description
図1を参照して、一実施の形態の半導体装置DVは、たとえばシリコン単結晶からなる半導体ウェハなどの半導体基板SUBの主表面上に複数種類の回路が形成された半導体チップである。一例として、半導体装置DVを構成する回路として、メモリセルアレイ(メモリ領域)と、周辺回路領域と、パッド領域PDとを有している。
図7を参照して、これは図5と同様の構成を有しているが、ビット線コンタクト1Bの構成において図5と異なっている。具体的には、ビット線コンタクト1Bが、グランドコンタクト1Gと同様に、その長手寸法がワード線WLの延在する方向に沿うように形成されている。
Claims (4)
- 主表面を有する半導体基板と、
前記主表面上に延在するビット線と、
平面視において前記ビット線と交差するように前記主表面上に延在するワード線と、
平面視において前記ビット線が延在する方向に細長いコンタクトパターンと前記ワード線が延在する方向に細長いコンタクトパターンとの少なくともいずれかを含む複数の第1のコンタクトパターンと、
平面視において前記ビット線および前記ワード線が延在する方向の各々に対して傾斜した方向に細長い複数の第2のコンタクトパターンとを備え、
前記複数の第1のコンタクトパターンおよび前記複数の第2のコンタクトパターンは前記主表面上の同一層に形成されており、
前記複数の第2のコンタクトパターンのうち少なくとも1対の第2のコンタクトパターンは、前記1対の第2のコンタクトパターンのそれぞれの延在方向に関して一直線状に並ぶように、かつ少なくとも部分的に同一のワード線に平面視で重なるように、配置されている、半導体装置。 - 前記複数の第1のコンタクトパターンは、平面視において前記ビット線の延在する方向に細長いコンタクトパターンと、平面視において前記ワード線の延在する方向に細長いコンタクトパターンとの双方を含む、請求項1に記載の半導体装置。
- スタティック型メモリセルのアクセストランジスタをさらに備え、
前記アクセストランジスタは、1対のソース/ドレイン領域を含み、
前記複数の第2のコンタクトパターンは、前記アクセストランジスタの前記1対のソース/ドレイン領域の一方と前記ビット線とを接続する、請求項1に記載の半導体装置。 - それぞれが前記主表面に接続される複数の第1の接続層および複数の第2の接続層をさらに備え、
前記複数の第1のコンタクトパターンのそれぞれは、前記複数の第1の接続層のそれぞれの上面と接するように形成され、前記複数の第2のコンタクトパターンのそれぞれは、前記複数の第2の接続層のそれぞれの上面と接するように形成される、請求項1に記載の半導体装置。
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2013191923A JP6120739B2 (ja) | 2013-09-17 | 2013-09-17 | 半導体装置 |
US14/462,376 US20150076612A1 (en) | 2013-09-17 | 2014-08-18 | Semiconductor Device |
CN201410475451.0A CN104465659B (zh) | 2013-09-17 | 2014-09-17 | 半导体器件 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2013191923A JP6120739B2 (ja) | 2013-09-17 | 2013-09-17 | 半導体装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2015060862A JP2015060862A (ja) | 2015-03-30 |
JP6120739B2 true JP6120739B2 (ja) | 2017-04-26 |
Family
ID=52667215
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2013191923A Expired - Fee Related JP6120739B2 (ja) | 2013-09-17 | 2013-09-17 | 半導体装置 |
Country Status (3)
Country | Link |
---|---|
US (1) | US20150076612A1 (ja) |
JP (1) | JP6120739B2 (ja) |
CN (1) | CN104465659B (ja) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2019066790A1 (en) * | 2017-09-27 | 2019-04-04 | Intel Corporation | THIN FILM TRANSISTOR COMPRISING A LOAD TRAPPING LAYER |
CN112928096B (zh) * | 2018-09-07 | 2023-05-09 | 上海兆芯集成电路有限公司 | 电源网络及其布线方法 |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2005072185A (ja) * | 2003-08-22 | 2005-03-17 | Fujitsu Ltd | 半導体装置及びその製造方法 |
JP2007103862A (ja) * | 2005-10-07 | 2007-04-19 | Renesas Technology Corp | 半導体装置およびその製造方法 |
JP2007184449A (ja) * | 2006-01-10 | 2007-07-19 | Renesas Technology Corp | 半導体装置及びその製造方法 |
JP2009252966A (ja) * | 2008-04-04 | 2009-10-29 | Fujitsu Microelectronics Ltd | 半導体集積回路装置およびその設計方法、半導体集積回路装置の製造方法 |
JP2010045136A (ja) * | 2008-08-11 | 2010-02-25 | Toshiba Corp | 半導体装置 |
JP2011098789A (ja) * | 2009-11-04 | 2011-05-19 | Toshiba Elevator Co Ltd | エレベータ装置 |
JP2011192744A (ja) * | 2010-03-12 | 2011-09-29 | Panasonic Corp | 半導体装置及びその製造方法 |
JP5690683B2 (ja) * | 2011-07-22 | 2015-03-25 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
US10181474B2 (en) * | 2011-09-19 | 2019-01-15 | Texas Instruments Incorporated | SRAM layout for double patterning |
US9041117B2 (en) * | 2012-07-31 | 2015-05-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | SRAM cell connection structure |
-
2013
- 2013-09-17 JP JP2013191923A patent/JP6120739B2/ja not_active Expired - Fee Related
-
2014
- 2014-08-18 US US14/462,376 patent/US20150076612A1/en not_active Abandoned
- 2014-09-17 CN CN201410475451.0A patent/CN104465659B/zh not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
CN104465659B (zh) | 2019-06-28 |
CN104465659A (zh) | 2015-03-25 |
JP2015060862A (ja) | 2015-03-30 |
US20150076612A1 (en) | 2015-03-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10522554B2 (en) | SRAM cells with vertical gate-all-around MOSFETs | |
US10490261B2 (en) | SRAM structure with reduced capacitance and resistance | |
US7514737B2 (en) | Semiconductor memory device | |
US20210305130A1 (en) | Integrated circuit semiconductor device including through silicon via | |
JP5503971B2 (ja) | 半導体装置 | |
US8860096B2 (en) | Semiconductor devices including SRAM cell and methods for fabricating the same | |
JP2004013920A (ja) | 半導体記憶装置 | |
JP6120739B2 (ja) | 半導体装置 | |
US20110079834A1 (en) | Semiconductor integrated circuit device | |
JP2005183420A (ja) | 半導体集積回路装置 | |
US20160064285A1 (en) | Manufacturing method for semiconductor device | |
JP2001358232A (ja) | 半導体記憶装置 | |
US9570432B2 (en) | Semiconductor device with inverters having transistors formed in different active regions | |
US6407463B2 (en) | Semiconductor memory device having gate electrode, drain-drain contact, and drain-gate contact layers | |
JP5923334B2 (ja) | 半導体装置 | |
JP6040035B2 (ja) | 半導体装置およびその製造方法 | |
JP2001308204A (ja) | 半導体記憶装置 | |
US9484349B1 (en) | Static random access memory | |
JP5676368B2 (ja) | 半導体装置およびその製造方法 | |
JP4579506B2 (ja) | 半導体記憶装置 | |
JP2014175647A (ja) | 半導体装置およびその製造方法 | |
JP2010183123A (ja) | 半導体装置 | |
JP2015060864A (ja) | 半導体記憶装置およびその製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20160212 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20161025 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20161027 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20161222 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20170307 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20170328 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 6120739 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
LAPS | Cancellation because of no payment of annual fees |