US7535164B2 - Self-emission panel and method of manufacturing same - Google Patents

Self-emission panel and method of manufacturing same Download PDF

Info

Publication number
US7535164B2
US7535164B2 US11/485,471 US48547106A US7535164B2 US 7535164 B2 US7535164 B2 US 7535164B2 US 48547106 A US48547106 A US 48547106A US 7535164 B2 US7535164 B2 US 7535164B2
Authority
US
United States
Prior art keywords
layer
conductive layer
self
emission
sectioning
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related, expires
Application number
US11/485,471
Other languages
English (en)
Other versions
US20070018150A1 (en
Inventor
Shinji Nakajima
Yusuke Nakajima
Toshinao Yuki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Tohoku Pioneer Corp
Original Assignee
Tohoku Pioneer Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tohoku Pioneer Corp filed Critical Tohoku Pioneer Corp
Assigned to TOHOKU PIONEER CORPORATION reassignment TOHOKU PIONEER CORPORATION RESUBMISSION OF ASSIGNMENT DOCUMENT PREVIOUSLY SUBMITTED ON JULY 13, 2006 - DOCUMENT ID NO. 103277565 Assignors: NAKAJIMA, SHINJI, NAKAJIMA, YUSUKE, YUKI, TOSHINAO
Publication of US20070018150A1 publication Critical patent/US20070018150A1/en
Priority to US12/392,764 priority Critical patent/US8029684B2/en
Application granted granted Critical
Publication of US7535164B2 publication Critical patent/US7535164B2/en
Expired - Fee Related legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05B—ELECTRIC HEATING; ELECTRIC LIGHT SOURCES NOT OTHERWISE PROVIDED FOR; CIRCUIT ARRANGEMENTS FOR ELECTRIC LIGHT SOURCES, IN GENERAL
    • H05B33/00—Electroluminescent light sources
    • H05B33/10—Apparatus or processes specially adapted to the manufacture of electroluminescent light sources
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
    • H10K59/10—OLED displays
    • H10K59/12—Active-matrix OLED [AMOLED] displays
    • H10K59/122—Pixel-defining structures or layers, e.g. banks
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K50/00—Organic light-emitting devices
    • H10K50/80—Constructional details
    • H10K50/805—Electrodes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
    • H10K59/10—OLED displays
    • H10K59/17—Passive-matrix OLED displays
    • H10K59/173—Passive-matrix OLED displays comprising banks or shadow masks
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
    • H10K59/80—Constructional details
    • H10K59/805—Electrodes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K71/00—Manufacture or treatment specially adapted for the organic devices covered by this subclass

Definitions

  • the present invention relates to a self-emission panel, and a method of manufacturing the same.
  • Self-emission panels typified by organic electroluminescence (EL) panels
  • EL organic electroluminescence
  • the possible applications include the display units of cellular phones, low-profile television sets, information terminals, and the like, as well as car-mounted function displays including such instrument panels as a speed indicator, function display units of electric appliances, film-like display units, outdoor signboards, and lightings.
  • These self-emission panels are each formed by arranging one or a plurality of self-emission devices on a substrate.
  • the self-emission devices are such light-emitting devices as an LED (Light-Emitting Diode) and an FED (Field Emission Display), aside from organic EL devices.
  • These self-emission devices have the structure that a first conductive layer is formed on a substrate directly or via other layers, a deposition layer including a luminescent layer is laminated on the first conductive layer, and a second conductive layer is formed on the deposition layer.
  • a voltage is applied to between the first conductive layer and the second conductive layer, electrons are injected from a cathode-side, or either one of the first and second conductive layers, and holes are injected from an anode-side, or the other of the first and second conductive layers. Then, in the luminescent layer or the like, the electrons and holes are recombined for light emission.
  • Japanese Patent Application Laid-Open Publication No. Hei 9-245965 has proposed an organic EL device which comprises an anode, at least one organic layer including an organic luminescent layer, and a cathode.
  • this organic EL device at least the surface of the anode in contact with the organic layer is polished so that it has a surface roughness of 50 angstroms or less in maximum height (Rmax: JIS B0601).
  • self-emission panels can cause performance deteriorations including an emission failure.
  • a short circuit between the first conductive layer and the second conductive layer Possible causes of this short circuit, in turn, include foreign substances such as dust adhering to the surface of the first conductive layer (for example, anode) that is formed on the substrate.
  • surface polishing is performed to flatten the surface after the formation of the first conductive layer (anode).
  • a first conductive layer 3 j (anode) is formed on a substrate 2 j , and a sectioning layer 4 j for sectioning emission areas A 1 is formed thereon.
  • This sectioning layer 4 j sections openings S for a deposition layer to be laminated in.
  • foreign substances such as dust particles 21 and 22 , and resists, oxidized films, and other coatings 23 can adhere to the exposed surfaces of the first conductive layer 3 j .
  • structures such as barrier portions 5 j are sometimes formed, on the sectioning layer 4 j . Since it is impossible to perform the foregoing polishing after the formation of the sectioning layer 4 j , the barrier portions 5 j , and other structures, there has been the problem that foreign substances described above cannot be removed to avoid emission failures.
  • objects of the present invention are to address the foregoing problems. That is, objects of the present invention include the following: to apply surface treatment to the first conductive layer effectively, thereby preventing emission failures from occurring due to various factors; to perform a deposition step after the surface treatment of the first conductive layer without the intervention of any other steps, thereby avoiding deposition failures effectively; and to apply surface treatment to the first conductive layer effectively after the formation of such structures as the sectioning layer on the first conductive layer, thereby obtaining a self-emission panel that is free from emission failures.
  • the present invention provides at least the configurations according to the following respective aspects.
  • a method of manufacturing a self-emission panel is one including forming a first conductive layer on a substrate directly or via another layer, laminating a deposition layer including a luminescent layer on the first conductive layer, and forming a self-emission device in an opening for making an emission area, the self-emission device constituting a second conductive layer on the deposition layer, the method comprising: a first step of forming a sectioning layer for sectioning the opening for making an emission area on the first conductive layer after the formation of the first conductive layer; a second step of applying surface treatment to at least a surface of the first conductive layer inside the opening after the first step; and a third step of depositing the deposition layer at least on the first conductive layer that is given the surface treatment.
  • a self-emission panel comprises a self-emission device including a first conductive layer formed on a substrate directly or via another layer, a deposition layer laminated on the first conductive layer, and a second conductive layer formed on the deposition layer, the deposition layer including a luminescent layer, the self-emission device being formed in an opening for making an emission area, the self-emission panel having a sectioning layer for sectioning the opening for making the emission area on the first conductive layer, the first conductive layer having a thin portion in the opening, a surface of the thin portion making a contact surface with the deposition layer.
  • FIGS. 1A and 1B are diagrams for explaining problems of typical self-emission panels, FIG. 1A being a sectional view of a typical active drive type self-emission panel, FIG. 1B being a sectional view of a typical passive drive type self-emission panel;
  • FIGS. 2A to 2G are diagrams for explaining a self-emission device unit of the self-emission panel according to a first embodiment of the present invention, having one or a plurality of self-emission devices, and a method of manufacturing the same;
  • FIG. 3 is a flowchart for explaining the method of manufacturing the self-emission device unit of the self-emission panel according to the first embodiment of the present invention
  • FIG. 4 is a diagram for explaining the surface treatment according to the present embodiment, showing an enlarged section of the self-emission device unit;
  • FIG. 5 is a flowchart for explaining the method of manufacturing a self-emission panel according to a second embodiment of the present invention.
  • FIGS. 6A to 6F are diagrams for explaining the method of manufacturing a self-emission device unit according to the second embodiment of the present invention.
  • FIG. 7 is a flowchart for explaining the method of manufacturing the self-emission device unit according to the second embodiment of the present invention.
  • FIG. 8 is a chart for explaining the luminance characteristics and drive voltage characteristics of the self-emission panel according to a third embodiment of the present invention and a typical self-emission panel;
  • FIG. 9 is a sectional view for explaining a self-emission panel according to another embodiment of the present invention.
  • FIG. 10 is a sectional view for explaining a self-emission panel according to the other embodiment of the present invention.
  • the method of manufacturing a self-emission panel according to an embodiment of the present invention is one for forming a first conductive layer on a substrate directly or via another layer, laminating a deposition layer including a luminescent layer on the first conductive layer, and forming a second conductive layer on the deposition layer.
  • This method comprises: a first step of forming a sectioning layer for sectioning the opening for making an emission area on the first conductive layer after the formation of the first conductive layer; a second step of applying surface treatment to at least a surface of the first conductive layer inside the opening after the first step; and a third step of forming a deposition layer at least on the first conductive layer that is given the surface treatment in the second step.
  • a self-emission panel manufactured by the foregoing manufacturing method comprises: a first conductive layer formed on a substrate directly or via another layer; a deposition layer laminated on the first conductive layer, including a luminescent layer; a second conductive layer formed on the deposition layer; and a sectioning layer for sectioning an opening for making an emission area on the first conductive layer.
  • the first conductive layer has a thin portion, and the surface of the thin portion makes a contact surface with the deposition layer.
  • the surface treatment is applied to at least the surface of the first conductive layer inside the opening after the formation of the sectioning layer and before the formation of the deposition layer. This makes it possible to prevent emission failures from occurring due to various factors. Since the step of forming the deposition layer is performed after the surface treatment on the first conductive layer, deposition failures can be avoided effectively. Moreover, since such structures as the sectioning layer are formed on the first conductive layer before the surface treatment is applied to the first conductive layer effectively, it is possible to obtain a self-emission panel that is free from emission failures.
  • FIGS. 2A to 5 are diagrams for explaining a self-emission panel and a method of manufacturing the same according to a first embodiment of the present invention.
  • FIGS. 2A to 2G are diagrams for explaining a self-emission device unit in the self-emission panel according to the first embodiment of the present invention, having one or a plurality of self-emission devices, and a method of manufacturing the same.
  • FIG. 3 is a flowchart for explaining the method of manufacturing the self-emission device unit in the self-emission panel according to the first embodiment of the present invention.
  • the self-emission device unit of the self-emission panel and the method of manufacturing the same according to the present embodiment will be described with reference to FIGS. 2A to 3 .
  • the following description will deal with an active drive type organic EL panel, for example.
  • a first conductive layer 3 is formed on a substrate 2 as shown in FIG. 2A .
  • the substrate 2 has the function of a support substrate for supporting organic EL devices, for example.
  • the substrate 2 is made of such material as glass, plastic, quartz, and metal.
  • the first conductive layer 3 is made of a conductive material. Available materials include transparent conductive materials such as ITO (Indium Tin Oxide) and IZO (Indium Zinc Oxide), metal materials such as chromium and aluminum, and alloy materials such as a magnesium-silver alloy and an aluminum-lithium alloy.
  • ITO Indium Tin Oxide
  • IZO Indium Zinc Oxide
  • metal materials such as chromium and aluminum
  • alloy materials such as a magnesium-silver alloy and an aluminum-lithium alloy.
  • the first conductive layer 3 is made of ITO, it is deposited by sputtering or the like.
  • the first conductive layer 3 formed on the substrate 2 is patterned as shown in FIG. 2B . More specifically, a first conductive layer 3 a having a predetermined pattern is formed on the substrate 2 by a photolithography process, for example.
  • a sectioning layer 4 is formed.
  • an insulating film 4 a is formed on the first conductive layer 3 a and its base surface 2 a as shown in FIG. 2C , for example.
  • the insulating film 4 a formed on the first conductive layer 3 a and the base surface 2 a is patterned by a photolithography process, for example, using a photo mask 41 which has openings in areas corresponding to emission areas A 1 , for example.
  • This forms a sectioning layer 4 which sections openings 3 b for making the emission areas A 1 on the first conductive layer 3 a as shown in FIG. 2D .
  • FIG. 2D As shown in FIG.
  • the sectioning layer 4 is formed so as to cover edges 3 c of the first conductive layer 3 a and the base surface 2 a .
  • This sectioning layer 4 has the function of avoiding a short circuit between the individual traces of the first conductive layer 3 and between the first conductive layer 3 and a second conductive layer 7 , for example.
  • the sectioning layer 4 is made of a polymer insulating material typified by photosensitive resins such as polyimide.
  • the insulating layer (sectioning layer) is formed in the areas corresponding to the non-emission areas A 2 as shown in FIG. 2D .
  • step ST 4 foreign substances such as dust particles 21 and 22 adhering to the first conductive layer 3 and the sectioning layer 4 formed on the substrate 2 are removed.
  • surface treatment is applied to at least the surface of the first conductive layer 3 inside the openings 3 b .
  • This surface treatment is exercised by such means as chemical surface treatment (wet etching) for processing the first conductive layer 3 a selectively with respect to the sectioning layer 4 , and physical surface treatment (dry etching) for processing the first conductive layer 3 selectively with respect to the sectioning layer 4 .
  • the chemical surface treatment according to the present embodiment is effected by etching, in which the first conductive layer 3 a is dissolved selectively with respect to the sectioning layer 4 .
  • the sectioning layer 4 functions as a mask so that the surface of the first conductive layer 3 a is subjected to the surface treatment selectively with respect to the sectioning layer 4 .
  • FIG. 4 is a diagram for explaining the surface treatment according to the present embodiment, showing an enlarged section of an organic EL device on the self-emission device unit 1 .
  • the surface treatment according to the present embodiment forms the surface of the first conductive layer 3 d inside the opening 3 b into a thin portion 3 f as shown in FIG. 2E and FIG. 4 , for example.
  • the surface 3 e of this thin portion 3 f makes a contact surface with a deposition layer 6 .
  • This first conductive layer 3 d has a difference in level between the surface 3 e inside the opening 3 b and the surface 3 g covered with the sectioning layer 4 .
  • the thin portion 3 f has a thickness L 32 smaller than the thickness L 31 of the edges 3 c of the first conductive layer 3 d.
  • the first conductive layer 3 a is etched by using a solvent for dissolving the first conductive layer 3 , for example.
  • the etching may be performed by using organic solvents such as the etching solvent and resist remover solvent used in the foregoing patterning, and aqueous solutions of sodium hydroxide, hydrochloric acid, hydrofluoric acid, hydrobromicacid, sulfuricacid, nitricacid, perchloricacid, boric acid, and ferric chloride.
  • the surface treatment on the surface 3 e of the thin portion 3 f is performed at a low etching rate which is achieved by a dilute etching solution, for example.
  • the thickness setting L 32 is determined appropriately depending on such factors as the degree of how the top of the first conductive layer is stained with foreign substances.
  • the low etching rate employed here can be achieved by various techniques. The possible techniques include: (1) using a dilute etchant; (2) decreasing the duration of the etching step; (3) reducing the amount of the etchant to be issued in the system that performs the etching step; (4) lowering the operating temperature in the etching step; and (5) using the techniques (1) to (4) in combination.
  • the solvent is washed off the substrate by using pure water, for example.
  • the surface 3 e of the first conductive layer 3 d inside the opening 3 b and the surface 3 g of the same covered with the sectioning layer 4 have a level difference of approximately 50 angstroms, for example.
  • the foregoing surface treatment according to the present embodiment can remove foreign substances such as the dust particles 21 and 22 and the coating 23 from the top of the first conductive layer more effectively even in the presence of such structures as the sectioning layer 24 .
  • step ST 5 it is preferable to apply heat treatment for drying the treatment solutions after the foregoing surface treatment.
  • the substrate 2 provided with the first conductive layer 3 d and the sectioning layer 4 shown in FIG. 2E and FIG. 4 is stored in a clean oven having chamber temperatures of approximately 300° C. over a predetermined period of time. This removes the moisture, treatment solutions, and the like from the top of the substrate 2 . Additional cleaning processing may be applied by UV treatment or the like.
  • a deposition layer 6 including a luminescent layer is formed on the first conductive layer 3 a that is given the foregoing etching as shown in FIG. 2F , for example.
  • the deposition layer 6 includes a luminescent layer made of organic EL device and, if needed, a hole injection layer (electron injection layer) and a hole transporting layer (electron transporting layer) for the sake of improved junction between layers and improved hole (electron) transportability.
  • This deposition layer 6 is formed by such a deposition method as vacuum deposition, spin coating, inkjet deposition, screen printing, ionized deposition, MBE (Molecular Beam Epitaxy), electron beam deposition, sputtering, and CVD (Chemical Vapor Deposition).
  • the deposition layer 6 is formed on the first conductive layer 3 d after the etching. This improves the adhesion between the first conductive layer 3 d and the deposition layer 6 , improves the flatness of the interface, and makes it possible to form a favorable deposition layer 6 . As a result, deposition failures can be avoided effectively.
  • a second conductive layer 7 is formed on the deposition layer 6 as shown in FIG. 2G , for example.
  • the second conductive layer 7 is made of a conductive material, for example. If needed, a buffer layer made of an alkali metal, an alkaline earth metal, a rear earth, or an alloy of these may be interposed between the deposition layer and the second conductive layer.
  • FIG. 5 is a flowchart for explaining a sealing step in the method of manufacturing a self-emission panel.
  • the step of sealing the self-emission panel will be described.
  • the self-emission device unit 1 may be one in which organic EL devices are arranged in a dot matrix configuration as described above. Otherwise, one or a plurality of organic EL devices having desired patterns may be arranged.
  • a sealing member having a recess is formed (not shown).
  • a sheet-like drying member is formed in a desired pattern on the inner surface of the recess by cutting, for example.
  • a sealing step ST 102 an adhesive is applied to around the self-emission device unit or bonding surfaces of support portions of the sealing member.
  • the sealing member is pasted onto the substrate 2 , thereby sealing the deposition layer 6 and the like. More specifically, the substrate 2 and the sealing member formed in the sealing member formation step ST 101 B are bonded to each other via the support portions so that the deposition layer 6 formed on the substrate 2 is enclosed. This sealing is achieved in a nitrogen, argon, or other inactive gas environment, or in a vacuum environment. Subsequently, an appropriate test step ST 103 is performed if needed, and the self-emission panel is fabricated.
  • the self-emission device unit 1 is manufactured by forming the first conductive layer 3 on the substrate 2 directly or via other layers, laminating the deposition layer 6 including the luminescent layer on the first conductive layer 3 , and forming the second conductive layer 7 on the deposition layer 6 .
  • This manufacturing process includes: the first step of forming the sectioning layer 4 for sectioning the openings 3 b for making the emission areas A 1 on the first conductive layer 3 a after the formation of the first conductive layer 3 a ; the second step of applying surface treatment to at least the surface of the first conductive layer inside the openings after the first step; and the third step of depositing the deposition layer 6 at least on the first conductive layer 3 d that is given the surface treatment in the second step.
  • the surface treatment is exercised chemically by etching in which the sectioning layer 4 is used as a mask so that the first conductive layer 3 is dissolved selectively with respect to the sectioning layer 4 , for example. This makes it possible to apply the surface treatment to the surface of the first conductive layer 3 inside the openings 3 b effectively.
  • the manufacturing method according to the present invention includes the chemical surface treatment or physical surface treatment such that the first conductive layer 3 is processed selectively with respect to the sectioning layer 4 as described above.
  • This surface treatment makes it possible to remove foreign substances such as dust particles and coatings from inside the openings 3 b of the first conductive layer effectively without damaging the sectioning layer 4 .
  • the heat treatment for drying the processing solution can be applied to form the deposition layer 6 favorably.
  • the present embodiment includes the step ST 4 of surface treatment, it is possible to omit surface treatment to the first conductive layer 3 , for example, before the sectioning layer formation step (corresponding to the first step). This can simply the manufacturing process and reduce the manufacturing time.
  • the sectioning layer 4 is formed by pattering an insulating layer that is formed on the first conductive layer 3 and the base surface 2 a by using a photolithography process. Even if foreign substances such as dust particles and coatings are adhering to the top of this first conductive layer 3 , the foregoing surface treatment can be performed to remove the dust particles, coatings, and other foreign substances from the top of the first conductive layer 3 effectively. Besides, since the sectioning layer 4 is formed so as to cover the edges 3 c of the first conductive layer 3 excluding the openings 3 b , it is possible to prevent the edges 3 c from the surface treatment.
  • FIGS. 6A to 6F are diagrams for explaining the method of manufacturing a self-emission panel according to a second embodiment of the present invention.
  • FIG. 7 is a flowchart for explaining the method of manufacturing a self-emission panel according to the second embodiment of the present invention.
  • description will now be given of the method of manufacturing a passive drive type self-emission panel which uses self-emission devices according to the present embodiment. Description common to the first embodiment will be omitted in part.
  • steps ST 1 to ST 3 are generally the same as steps ST 1 to ST 3 shown in FIG. 2 . Description thereof will thus be omitted.
  • barrier portions 5 are formed on the sectioning layer 4 as shown in FIG. 6C .
  • the barrier portions 5 are formed by applying a photosensitive resin material or the like onto the sectioning layer 4 , and developing it under a photomask.
  • the barrier portions 5 are formed in an inverted tapered shape, by utilizing a difference in the development rate ascribable to different amounts of exposure in the thickness direction during development.
  • the subsequent step ST 4 generally the same surface treatment as in the first embodiment is applied. This forms thin portions 3 f in the first conductive layer 3 as shown in FIG. 6D .
  • heat treatment is applied if needed.
  • the deposition layer 6 and the second conductive layer 7 are formed on the surface-treated first conductive layer 3 as shown in FIGS. 6E and 6F .
  • the barrier portions 5 divide the deposition layer 6 and the second conductive layer 7 , so that the deposition layer 6 and the second conductive layer 7 can be formed into a desired pattern without using a mask.
  • the barrier portions 5 are not limited to the foregoing inverted tapered shape.
  • the process of ST 31 may be performed twice to form barrier portions 5 of umbrella shape. Publicly-known methods may also be used.
  • the inventor fabricated a self-emission panel according to the present invention and a self-emission panel without the application of the surface treatment according to the present invention, and made comparison as to display characteristics.
  • the method of manufacturing a self-emission panel according to the present embodiment will be described in more detail.
  • a layer of ITO (first conductive layer) is deposited to approximately 110 nm on a glass substrate 2 by using a sputtering-based fabrication method or the like.
  • An ITO electrode of lattice pattern (first conductive layer 3 ) is formed by a photolithography-based fabrication method using a photoresist.
  • barrier portions 5 made of an insulating material are formed on the substrate 2 having the ITO electrode.
  • a positive resist material having a relatively high electric insulating capability is applied onto the substrate 2 by spin coating, for example.
  • the substrate 2 provided with the first conductive layer 3 and the sectioning layer 4 is heated to approximately 100° C. for about 80 seconds for solvent evaporation.
  • the resultant is exposed under a photomask with an irradiation condition of approximately 50 mJ/cm 2 .
  • the resultant is developed in an aqueous alkali solution, and heated to 300° C. in a thermo-hygrostat bath to form the patterned sectioning layer 4 .
  • the support substrate 2 having the sectioning layer 4 is immersed into a bath of aqueous ferric chloride solution, or ITO etchant solution. After a lapse of a predetermined time, such as 50 seconds, the resultant is immersed into a bath of pure water to dilute the etchant solution on the support substrate 2 .
  • the support substrate 2 is immersed into another bath of pure water again, and vibrated in the bath to wash off the etchant solution. Then, the support substrate 2 is taken out of the bath, and dried by spin drying. The dried support substrate 2 is heated to approximately 300° C. on a hot plate under UV or ozone irradiation, for example.
  • the support substrate is put into a vacuum chamber, in which a hole injection layer, a hole transporting layer, a luminescent layer, and an electron injection layer are formed on the substrate by resistance heating evaporation.
  • the hole injection layer is made of copper phthalocyanine (CuPc) in a thickness of approximately 25 nm.
  • the hole transporting layer is made of naphthyldiamine ( ⁇ -NPD) in a thickness of approximately 45 nm.
  • the luminescent layer is made of Alq3 (tris (8-hydroxyquinoline) aluminum) in a thickness of approximately 60 nm.
  • the electron injection layer is made of lithium fluoride (LiF) in a thickness of approximately 0.5 nm.
  • a top electrode (second conductive layer 7 ) of, e.g., aluminum is formed up to a thickness of approximately 100 nm by resistance heating evaporation at a rate of 1 nm/sec.
  • a self-emission device unit composed of organic EL devices is manufactured.
  • the substrate 2 provided with the self-emission device unit is transferred to a chamber that is filled with nitrogen gas (N 2 ).
  • N 2 nitrogen gas
  • a sealing glass plate coated with a UV-curing sealing adhesive and the substrate 2 having the self-emission device unit are fixed to each other, and the adhesive is cured by UV irradiation, thereby sealing the self-emission device unit.
  • Drive circuits and the like are formed thereon to fabricate a self-emission panel.
  • the etched surfaces (recesses) of the first conductive layer 3 and the unetched surfaces thereof showed a level difference of approximately 50 angstroms. More specifically, a first distance from the surface of the substrate 2 to a first contact surface (the contact surfaces between the first conductive layer 3 and the sectioning layer 4 ) and a second distance from the surface of the substrate on the top-electrode side to a second contact surface (the contact surfaces between the first conductive layer 3 and the deposition layer 6 ) had a difference L 33 of approximately 50 angstroms.
  • a typical self-emission panel for comparison was fabricated by forming the deposition layer and the second deposition layer on the first layer without the application of the surface treatment to the substrate according to the present invention.
  • the typical self-emission panel showed display failures such as smearing and unevenness inside the display panel.
  • the self-emission panel according to the present embodiment showed a favorable state of light emission, with no display failure such as smearing and unevenness observed.
  • FIG. 8 is a chart for explaining the luminance characteristics and drive voltage characteristics of the self-emission panel according to the third embodiment of the present invention and the typical self-emission panel.
  • the horizontal axis of FIG. 8 indicates time t.
  • the upper full line L 1 shows time variations in the luminance Lu of the self-emission panel according to the present embodiment.
  • the upper broken line L 1 a shows time variations in the luminance Lu of the typical self-emission panel.
  • the lower full line L 2 shows time variations in the drive voltage of the self-emission panel according to the present embodiment (a voltage difference ⁇ V from a reference drive voltage).
  • the lower broken line L 2 a shows time variations in the drive voltage of the typical self-emission panel (a voltage difference ⁇ V from the reference drive voltage).
  • the typical self-emission panel dropped in luminance Lu sharply with time.
  • the self-emission panel according to the embodiment of the present invention decreased in luminance Lu relatively slowly.
  • the drive voltage ⁇ V of the typical self-emission panel increased generally in proportion to time after a lapse of along period of time.
  • the self-emission panel according to the embodiment of the present invention showed an extremely low rate of increase in the drive voltage ⁇ V.
  • the self-emission panel according to the present invention has electric characteristics preferable to those of typical self-emission panels.
  • the self-emission device unit 1 is not limited to the configuration shown in FIGS. 2A to 2A and 6 .
  • the self-emission device may have an electron injection electrode on the bottom electrode (the first conductive layer 3 ), and a hole injection electrode on the top electrode (the second conductive layer 7 ).
  • the self-emission device may also have a reflecting electrode as the bottom electrode, and a transparent electrode as the top electrode.
  • the self-emission device may have transparent electrodes both as the bottom electrode and as the top electrode.
  • An organic EL panel 100 has the basic configuration that a deposition layer 133 including a luminescent layer is interposed between first electrodes (bottom electrode) 131 and a second electrode (top electrode) 132 so that a plurality of organic EL devices 130 are formed on a support substrate 110 .
  • an SiO 2 coating layer 120 a is formed on the support substrate 110 .
  • the first electrodes 131 formed thereon are transparent electrodes of ITOor the like, and are used as anodes (first conductive layer).
  • the second electrode 132 (second conductive layer) is made of a metal material such as Al, and is used as a cathode. That is, this self-emission panel is of bottom emission type in which the light is emitted from the side of the support substrate 110 .
  • the deposition layer 133 has a three-layer structure including a hole transporting layer 133 A, a luminescent layer 133 B, and an electron transporting layer 133 C, for example.
  • the support substrate 110 and a sealing member 111 are pasted to each other via an adhesive layer 112 , thereby forming a sealed area S.
  • a self-emission device unit composed of the organic EL devices 130 is formed in this sealed area S.
  • the self-emission device unit composed of the organic EL devices 130 has an insulating layer 134 which sections the first electrodes 131 .
  • Unit display areas ( 130 R, 130 G, and 130 B) made of the respective organic EL devices 130 are formed under the sectioned first electrodes 131 .
  • Drying means 140 is attached to the inner surface of the sealing member 111 which forms the sealed area S, so as to avoid degradation of the organic EL devices 130 due to humidity.
  • a first electrode layer 121 A is formed over a lead area 110 A at the end of the support substrate 110 , by using the same material and the same process as those of the first electrodes 131 .
  • the first electrode layer 121 A is patterned so that it is insulated from the first electrodes 131 via an insulating layer 134 .
  • a second electrode layer 121 A for forming low-resistance wiring portions containing a silver alloy or the like is formed on the lead wiring area of the first electrode layer 121 A.
  • a protective coating 121 C of IZO or the like is formed thereon if necessary.
  • the first electrode layer 121 A, the second electrode layer 121 B, and the protective coating 121 C constitute a lead wiring part 121 . Then, an end 132 a of the second electrode 132 is connected to the lead wiring part 121 at the inner end of the sealed area S.
  • the lead wiring of the first electrodes 131 is omitted from the diagram, whereas it can be formed by extending the first electrodes 131 out of the sealed area S.
  • This lead wiring may also be made of an electrode layer having low-resistance wiring portions containing an Ag alloy or the like, as with the second electrode 132 described above.
  • An end rim 111 E 0 of the sealing member 111 facing toward the lead wiring part 121 , is provided with holes that are made before the support substrate 110 and the sealing member 111 are pasted to each other.
  • Either the first electrodes 131 or the second electrode 132 is used as a cathode, and the other as anode.
  • the anode is made of a material having a work function higher than that of the cathode.
  • the anode is made of a metal material such as chromium (Cr), molybdenum (Mo), nickel (Ni), and platinum (Pt), or a transparent conductive material such as ITO and IZO.
  • the cathode is made of a material having a work function lower than that of the anode.
  • the cathode may be made of such metals having low work functions as alkali metals (Li, Na, K, Rb, and Cs), alkali earth metals (Be, Mg, Ca, Sr, and Ba), and rare earth metals, or alloys made of combinations of these.
  • a reflecting film may be formed on the electrode side opposite from the light-emitting side.
  • the lead wiring parts (the lead wiring part 121 shown in the diagramand the leadwiring of the first electrodes 131 ) are connected with drive circuit components for driving the organic EL panel 100 , or with a flexible wiring board.
  • the lead wiring parts preferably have as low resistances as possible. As mentioned previously, they may be made of a lamination of low-resistance metal electrode layers such as Ag alloy, APC, Cr, and Al, or made of any one of these low-resistance metal electrodes alone.
  • the deposition layer 133 is made of one or a plurality of layers of organic compound materials including at least one organic EL deposition layer.
  • the layer configuration is not limited in particular.
  • the hole transporting layer 133 A, the luminescent layer 133 B, and the electron transporting layer 133 C may be laminated in this order from the anode side to the cathode side. Any of the luminescent layer 133 B, the hole transporting layer 133 A, and the electron transporting layer 133 C may be laminated in plural, not a single layer alone. Either one or both of the hole transporting layer 133 A and the electron transporting layer 133 C may be omitted.
  • the hole transporting layer 133 A, the luminescent layer 133 B, and the electron transporting layer 133 C may be made of materials selected as appropriate from those conventionally used (regardless of whether polymeric materials or low molecular weight materials).
  • the luminescent material for making the luminescent layer 133 B may be either a fluorescent material or a phosphorescent material.
  • the sealing member 111 for sealing the organic EL devices 130 airtightly may be a plate-like member made of glass, plastic, metal, or the like.
  • Available sealing members include sealing substrates made of glass, having sealing recesses (regardless of whether single-grooved or double-grooved) formed by such processes as press molding, etching, and blasting.
  • a flat glass plate may also be used to form the sealing area S with the support substrate 110 , by using glass (or plastic) spacers.
  • the foregoing sealing members may form the sealed area S by an airtight sealing method.
  • sealing methods available include solid sealing methods such that the sealed area S is filled with a filler such as resin and silicone oil, and such that the sealed area S is sealed with a lamination film composed of a resin film and a metal foil having high barrier capability.
  • a film sealing method of sealing the organic EL devices 130 with a barrier film or the like may also be used.
  • the adhesive layer 112 may be made of adhesives of heat curing type, chemical curing type (two-component type), light (ultraviolet) curing type, etc. Such materials as acryl resins, epoxy resins, polyester, and polyolefin may be used. In particular, epoxy resin adhesives of ultraviolet curing type are preferably used since they cure quickly without any heat treatment.
  • the drying means 140 may be any of the following: physical drying agents such as zeolite, silica gel, carbon, and carbon nanotubes; chemical drying agents such as alkali metal oxides, metal halides, and chlorine dioxide; drying agents formed by dissolving organometal complexes inpetroleum solvents such as toluene, xylene, and aliphatic organic solvents; and drying agents formed by dispersing drying agent particles in transparent binders such as polyethylene, polyisopropylene, and polyvinyl cinnamate.
  • physical drying agents such as zeolite, silica gel, carbon, and carbon nanotubes
  • chemical drying agents such as alkali metal oxides, metal halides, and chlorine dioxide
  • drying agents formed by dissolving organometal complexes inpetroleum solvents such as toluene, xylene, and aliphatic organic solvents
  • drying agents formed by dispersing drying agent particles in transparent binders such as polyethylene, polyisopropylene,
  • the organic EL panel 100 is subject to various types of modifications in design without departing from the gist of the present invention.
  • the means for emitting light occurring from the organic EL devices 130 may be of bottom emission system in which the light is emitted from the side of the support substrate 110 as described above, or of top emission system in which the light is emitted from the side of the sealing member 111 (in this case, the sealing member 111 needs to be made of a transparent material.
  • the arrangement of the drying means 140 must also be taken into account). Multiphoton structures may also be employed.
  • the organic EL panel 100 may be either a monochromatic display or a multicolor display.
  • the multicolor display may also be achieved by any of the following systems: ones in which a white, blue, or other monochromatic deposition layer is combined with color filters or color conversion layers of fluorescent materials (CF system, CCM system); one in which emission areas of a monochromatic deposition layer are irradiated or otherwise processed with electromagnetic waves so as to achieve a plurality of types of light emission (photobleaching system); one in which two or more color unit display areas are stacked into a single unit display area (transparent Stacked OLED system or SOLED system); and a laser transfer system in which low-molecular organic materials for emitting different colors of light are deposited on different films in advance, and transferred onto a single substrate by laser heat transfer. While the example shown in the diagram has dealt with the passive drive system, an active drive system may be employed in which a TFT substrate is used as the support substrate 110 , and the first electrodes 131 are formed thereon.
  • FIG. 10 is a diagram for explaining a self-emission panel according to another embodiment of the present invention.
  • An active drive type self-emission panel according to the present invention will be described with reference to FIG. 10 . Description common to the foregoing embodiments will be omitted in part.
  • the active drive type self-emission panel according to the present embodiment has a TFT substrate, or a substrate 2 on which TFTs (Thin Film Transistors) 8 are formed as driving transistors.
  • TFTs Thin Film Transistors
  • a flattening film 9 is formed on the TFT substrate, and a first conductive layer 3 is formed on the flattening film 9 .
  • a sectioning layer 4 , a deposition layer 6 , a second conductive layer 7 , a protective layer 200 , and the like are formed thereon. Even with the active drive type self-emission panel of the foregoing configuration, the surface treatment according to the present invention can be applied to the first conductive layer 3 , thereby preventing emission failures from occurring due to various factors. It is therefore possible to obtain a self-emission panel that is free from emission failures.
  • the self-emission panel has self-emission devices formed in the openings for making the emission areas.
  • the self-emission devices are fabricated by forming the first conductive layer 3 on the substrate 2 directly or via other layers, laminating the deposition layer including the luminescent layer on the first conductive layer 3 , and forming the second conductive layer 7 on the deposition layer 6 .
  • This process includes: the first step of forming the sectioning layer 4 for sectioning the openings 3 b for making the emission areas A 1 on the first conductive layer 3 a after the formation of the first conductive layer 3 a ; the second step of applying surface treatment to at least the surface of the first conductive layer inside the openings; and the third step of depositing the deposition layer 6 at least on the first conductive layer 3 d that is given the surface treatment in the second step. Since the surface treatment can be effectively applied to the first conductive layer, it is possible to prevent emission failures from occurring because of a short circuit and the like due to various factors.
  • the application of the surface treatment according to the present invention to the first conductive layer 3 can resolve deposition failures.
  • the application of the surface treatment according to the present invention removes foreign substances such as coatings and dust particles from between the first conductive layer and the deposition layer. This allows a reduction of electron (hole) injection troubles.
  • Even if such structures as the sectioning layer 4 and the barrier portions 5 are formed it is possible to apply the surface treatment to the surface of the first conductive layer 3 inside the openings without damaging the sectioning layer 4 , the barrier portions 5 , and other structures.
  • the deposition layer 6 is deposited after the application of the surface treatment to the first conductive layer 3 , it is possible to form the favorable deposition layer as described above.
  • the self-emission devices formed by the foregoing manufacturing method can be incorporated to obtain a self-emission panel that has favorable emission characteristics, for example, free from smearing, unevenness, or other display failures.
  • the self-emission device panel comprises: the first conductive layer 3 formed on the substrate 2 directly or via other layers; the deposition layer 6 laminated on the first conductive layer 3 , including the luminescent layer; the second conductive layer 7 formed on the deposition layer 6 ; and the sectioning layer 4 for sectioning the openings 3 b for making the emission areas A 1 on the first conductive layer 3 .
  • the first conductive layer 3 has the thin portions 3 f which are formed in the openings 3 b by surface treatment, and the surfaces of the thin portions 3 f make the contact surfaces with the deposition layer 6 . This configuration makes it possible to prevent emission failures from occurring.
  • the sectioning layer 4 is formed by patterning the insulating layer that is formed on the first conductive layer 3 and the base surface 2 a , so that it covers at lest the edges 3 c of the first conductive layer 3 .
  • the first conductive layer 3 has a difference in level between the surfaces 3 e in the openings 3 b and the surfaces 3 g covered with the sectioning layer 4 .
  • the deposition layer 6 can thus be formed on the thin portions 3 f with no foreign substance, which precludes the occurrence of emission failures.
  • the surfaces 3 e of the thin portions 3 f are processed by chemical surface treatment or physical surface treatment, it is possible to form the deposition layer 6 on the thin portions 3 f without the intervention of foreign substances, thereby obtaining favorable emission characteristics.
  • the provision of the thin portions 3 f in the first conductive layer 3 can also improve the light emission efficiency.

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Optics & Photonics (AREA)
  • Electroluminescent Light Sources (AREA)
US11/485,471 2005-07-19 2006-07-13 Self-emission panel and method of manufacturing same Expired - Fee Related US7535164B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US12/392,764 US8029684B2 (en) 2005-07-19 2009-02-25 Self-emission panel and method of manufacturing the same

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2005-208822 2005-07-19
JP2005208822A JP4611829B2 (ja) 2005-07-19 2005-07-19 自発光パネルの製造方法、および自発光パネル

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US12/392,764 Division US8029684B2 (en) 2005-07-19 2009-02-25 Self-emission panel and method of manufacturing the same

Publications (2)

Publication Number Publication Date
US20070018150A1 US20070018150A1 (en) 2007-01-25
US7535164B2 true US7535164B2 (en) 2009-05-19

Family

ID=37657047

Family Applications (2)

Application Number Title Priority Date Filing Date
US11/485,471 Expired - Fee Related US7535164B2 (en) 2005-07-19 2006-07-13 Self-emission panel and method of manufacturing same
US12/392,764 Active 2027-08-19 US8029684B2 (en) 2005-07-19 2009-02-25 Self-emission panel and method of manufacturing the same

Family Applications After (1)

Application Number Title Priority Date Filing Date
US12/392,764 Active 2027-08-19 US8029684B2 (en) 2005-07-19 2009-02-25 Self-emission panel and method of manufacturing the same

Country Status (4)

Country Link
US (2) US7535164B2 (enrdf_load_stackoverflow)
JP (1) JP4611829B2 (enrdf_load_stackoverflow)
KR (1) KR20070011105A (enrdf_load_stackoverflow)
CN (1) CN1901246A (enrdf_load_stackoverflow)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090212689A1 (en) * 2008-02-25 2009-08-27 Samsung Electronics Co., Ltd. Organic light emitting device and manufacturing method thereof
US20110042703A1 (en) * 2008-09-19 2011-02-24 Panasonic Corporation Organic electroluminescence element and manufacturing method thereof
US20110121718A1 (en) * 2009-11-24 2011-05-26 Commissariat A L'energie Atomique Et Aux Energies Alternatives Electronic Display Device Having An Electroluminescent Screen and Its Fabrication Process
US20110260154A1 (en) * 2006-01-05 2011-10-27 Konica Minolta Holdings, Inc. Bottom emission type organic electroluminescent panel

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI308805B (en) * 2006-09-22 2009-04-11 Innolux Display Corp Active matrix oled and fabricating method incorporating the same
KR101525804B1 (ko) * 2008-04-14 2015-06-05 삼성디스플레이 주식회사 유기 발광 표시 장치 및 그 제조 방법
US8796700B2 (en) * 2008-11-17 2014-08-05 Global Oled Technology Llc Emissive device with chiplets
JP5526610B2 (ja) * 2009-06-09 2014-06-18 凸版印刷株式会社 有機ｅｌディスプレイの構造とその製造方法
JP2013235690A (ja) * 2012-05-08 2013-11-21 Sumitomo Chemical Co Ltd 表示装置の製造方法
JP6113633B2 (ja) * 2013-11-27 2017-04-12 株式会社ジャパンディスプレイ 有機ｅｌ表示装置及びその製造方法
CN109638176A (zh) * 2018-12-17 2019-04-16 深圳市华星光电技术有限公司 Oled基板的制作方法及oled基板
CN112133734B (zh) * 2020-09-29 2022-08-30 湖北长江新型显示产业创新中心有限公司 显示面板及显示装置

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH09245965A (ja) 1996-03-06 1997-09-19 Pioneer Electron Corp 有機エレクトロルミネセンス素子
US6046547A (en) * 1996-12-19 2000-04-04 Sanyo Electric Co., Ltd. Self-emission type image display device
US20030080338A1 (en) * 2001-10-26 2003-05-01 Semiconductor Energy Laboratory Co., Ltd. Light emitting device
US20040217704A1 (en) * 2003-02-24 2004-11-04 Yuichi Iwase Display unit and method of manufacturing the same
US20040232814A1 (en) * 2003-01-28 2004-11-25 Hirofumi Sakai Emitter, manufacturing method and manufacturing apparatus thereof, electro-optical apparatus and electronic apparatus
US6825061B2 (en) * 2002-02-04 2004-11-30 Seiko Epson Corporation Method of manufacturing organic EL device and ink composition for organic EL device
US20040256979A1 (en) * 2002-12-10 2004-12-23 Semiconductor Energy Laboratory Co., Ltd. Lighting emitting device and method of fabricating the same
US20040263056A1 (en) * 2003-06-30 2004-12-30 Satoshi Seo Light-emitting device and electronic device

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4472120B2 (ja) * 2000-06-08 2010-06-02 東北パイオニア株式会社 有機エレクトロルミネッセンス素子及びその製造方法
JP2003051599A (ja) * 2001-05-24 2003-02-21 Semiconductor Energy Lab Co Ltd 半導体装置及び電子機器
JP2004127933A (ja) * 2002-09-11 2004-04-22 Semiconductor Energy Lab Co Ltd 発光装置およびその作製方法
JP4271972B2 (ja) * 2003-03-27 2009-06-03 オプトレックス株式会社 有機ｅｌ表示装置用配線基板の製造方法
JP2005123083A (ja) * 2003-10-17 2005-05-12 Dainippon Screen Mfg Co Ltd 塗布組成物および有機ｅｌ素子の製造方法

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH09245965A (ja) 1996-03-06 1997-09-19 Pioneer Electron Corp 有機エレクトロルミネセンス素子
US6046547A (en) * 1996-12-19 2000-04-04 Sanyo Electric Co., Ltd. Self-emission type image display device
US20030080338A1 (en) * 2001-10-26 2003-05-01 Semiconductor Energy Laboratory Co., Ltd. Light emitting device
US6825061B2 (en) * 2002-02-04 2004-11-30 Seiko Epson Corporation Method of manufacturing organic EL device and ink composition for organic EL device
US20040256979A1 (en) * 2002-12-10 2004-12-23 Semiconductor Energy Laboratory Co., Ltd. Lighting emitting device and method of fabricating the same
US20040232814A1 (en) * 2003-01-28 2004-11-25 Hirofumi Sakai Emitter, manufacturing method and manufacturing apparatus thereof, electro-optical apparatus and electronic apparatus
US20040217704A1 (en) * 2003-02-24 2004-11-04 Yuichi Iwase Display unit and method of manufacturing the same
US20040263056A1 (en) * 2003-06-30 2004-12-30 Satoshi Seo Light-emitting device and electronic device

Cited By (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110260154A1 (en) * 2006-01-05 2011-10-27 Konica Minolta Holdings, Inc. Bottom emission type organic electroluminescent panel
US20110260155A1 (en) * 2006-01-05 2011-10-27 Konica Minolta Holdings, Inc. Bottom emission type organic electroluminescent panel
US8253132B2 (en) * 2006-01-05 2012-08-28 Konica Minolta Holdings, Inc. Bottom emission type organic electroluminescent panel
US8274216B2 (en) * 2006-01-05 2012-09-25 Konica Minolta Holdings, Inc. Bottom emission type organic electroluminescent panel
US20090212689A1 (en) * 2008-02-25 2009-08-27 Samsung Electronics Co., Ltd. Organic light emitting device and manufacturing method thereof
US8013523B2 (en) * 2008-02-25 2011-09-06 Samsung Electronics Co., Ltd. Organic light emitting device and manufacturing method thereof
US20110042703A1 (en) * 2008-09-19 2011-02-24 Panasonic Corporation Organic electroluminescence element and manufacturing method thereof
US8324617B2 (en) 2008-09-19 2012-12-04 Panasonic Corporation Organic electroluminescence element and manufacturing method thereof
US20110121718A1 (en) * 2009-11-24 2011-05-26 Commissariat A L'energie Atomique Et Aux Energies Alternatives Electronic Display Device Having An Electroluminescent Screen and Its Fabrication Process
KR20110058707A (ko) * 2009-11-24 2011-06-01 꼼미사리아 아 레네르지 아또미끄 에 오 에네르지 알떼르나띠브스 전자발광 스크린을 갖는 전자 디스플레이 장치 및 그의 제조방법
US8410684B2 (en) * 2009-11-24 2013-04-02 Commissariat A L'energie Atomique Et Aux Energies Alternatives Electronic display device having an auxiliary electrode in each pixel region to maximize emission area and its fabrication process
KR101725874B1 (ko) 2009-11-24 2017-04-11 꼼미사리아 아 레네르지 아또미끄 에 오 에네르지 알떼르나띠브스 전자발광 스크린을 갖는 전자 디스플레이 장치 및 그의 제조방법

Also Published As

Publication number Publication date
CN1901246A (zh) 2007-01-24
KR20070011105A (ko) 2007-01-24
US20090163108A1 (en) 2009-06-25
US20070018150A1 (en) 2007-01-25
US8029684B2 (en) 2011-10-04
JP4611829B2 (ja) 2011-01-12
JP2007026951A (ja) 2007-02-01

Similar Documents

Publication Publication Date Title
US7535164B2 (en) Self-emission panel and method of manufacturing same
JP4144687B2 (ja) 有機ｅｌ装置の製造方法
US20070194303A1 (en) Method for manufacturing organic light-emitting element, organic light-emitting device and organic EL panel
KR20060109928A (ko) 세그먼트화 유기 발광 장치
JP2007242436A (ja) 有機エレクトロルミネッセンス装置の製造方法及び有機エレクトロルミネッセンス装置
JP2007511044A (ja) 有機発光デバイスの製造方法
CN103187434A (zh) 有机电致发光器件及制备有机电致发光器件的方法
JP2009110780A (ja) 有機電界発光表示パネル及びその製造方法
US7675229B2 (en) Self-emission panel and method of fabricating the same
EP1502311B1 (en) Organic device
JP4325249B2 (ja) 有機エレクトロルミネッセンス素子の製造方法
JP2007273400A (ja) 光デバイスの製造方法、および光デバイス
JP4325248B2 (ja) 有機エレクトロルミネッセンス素子の製造方法
KR20060117327A (ko) 발광 표시 장치용 배리어막 및 그의 제조방법
JP2007234332A (ja) 自発光パネルの製造方法、および自発光パネル
JP2008006690A (ja) 印刷用凸版、印刷物の製造方法、有機エレクトロルミネッセンス素子の製造方法および素子
JP4997667B2 (ja) 透明導電性フィルム及びその製造方法、並びにそれを用いたエレクトロルミネッセンス素子
JP4748147B2 (ja) 有機ｅｌ装置
JP4788677B2 (ja) 有機ｅｌ装置およびその製造方法
JP2000123971A (ja) 有機ｅｌの製造方法
KR101196127B1 (ko) 플랫 패널 표시 장치 및 그 제조 방법
JP2007250251A (ja) 光デバイス、および光デバイスの製造方法
JP2007200801A (ja) トップエミッション型有機エレクトロルミネッセンス素子
JP2006054147A (ja) 有機エレクトロルミネッセンス素子
JP2010080269A (ja) 有機エレクトロルミネッセンス素子及びその製造方法

Legal Events

Date Code Title Description
AS Assignment

Owner name: TOHOKU PIONEER CORPORATION, JAPAN

Free format text: RESUBMISSION OF ASSIGNMENT DOCUMENT PREVIOUSLY SUBMITTED ON JULY 13, 2006 - DOCUMENT ID NO. 103277565;ASSIGNORS:NAKAJIMA, SHINJI;NAKAJIMA, YUSUKE;YUKI, TOSHINAO;REEL/FRAME:018230/0536

Effective date: 20060703

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

FEPP Fee payment procedure

Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

LAPS Lapse for failure to pay maintenance fees

Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20210519