US7251180B2 - Semiconductor memory device - Google Patents

Semiconductor memory device Download PDF

Info

Publication number
US7251180B2
US7251180B2 US11/365,857 US36585706A US7251180B2 US 7251180 B2 US7251180 B2 US 7251180B2 US 36585706 A US36585706 A US 36585706A US 7251180 B2 US7251180 B2 US 7251180B2
Authority
US
United States
Prior art keywords
refresh
output
counter
circuit
address
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
US11/365,857
Other languages
English (en)
Other versions
US20060198207A1 (en
Inventor
Toru Ishikawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Longitude Licensing Ltd
Original Assignee
Elpida Memory Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Elpida Memory Inc filed Critical Elpida Memory Inc
Assigned to ELPIDA MEMORY, INC. reassignment ELPIDA MEMORY, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: ISHIKAWA, TORU
Publication of US20060198207A1 publication Critical patent/US20060198207A1/en
Priority to US11/773,152 priority Critical patent/US7580307B2/en
Application granted granted Critical
Publication of US7251180B2 publication Critical patent/US7251180B2/en
Assigned to ELPIDA MEMORY INC. reassignment ELPIDA MEMORY INC. SECURITY AGREEMENT Assignors: PS4 LUXCO S.A.R.L.
Assigned to PS4 LUXCO S.A.R.L. reassignment PS4 LUXCO S.A.R.L. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: ELPIDA MEMORY, INC.
Assigned to PS5 LUXCO S.A.R.L. reassignment PS5 LUXCO S.A.R.L. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: PS4 LUXCO S.A.R.L.
Assigned to LONGITUDE SEMICONDUCTOR S.A.R.L. reassignment LONGITUDE SEMICONDUCTOR S.A.R.L. CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: PS5 LUXCO S.A.R.L.
Assigned to LONGITUDE LICENSING LIMITED reassignment LONGITUDE LICENSING LIMITED ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: LONGITUDE SEMICONDUCTOR S.A.R.L.
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/406—Management or control of the refreshing or charge-regeneration cycles
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2211/00—Indexing scheme relating to digital stores characterized by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C2211/401—Indexing scheme relating to cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C2211/406—Refreshing of dynamic cells
    • G11C2211/4061—Calibration or ate or cycle tuning

Definitions

  • This invention relates to a semiconductor memory device. More particularly, this invention relates to a semiconductor memory device in need of refresh for data retention and a refresh control technique.
  • a dynamic random access memory which is typically comprised of an array of a large number of cells, each being made up by a capacitor for data retention and a transistor connected between a bit line and the capacitor and having a gate connected to a word line, is able to have large amount of memory capacity.
  • the data is retained in the capacitor, and hence a refresh operation, which comprises the steps of amplifying memory cell data by a sense amplifier via bit line at a preset period and writing the data again from the bit line to the memory cell, is needed for data retention.
  • a refresh address is generated by a counter which receives a refresh clock signal generated based on e.g. a timer and counts up the clock signal received.
  • the refresh address is supplied to a multiplexer which selects one between a row address of a normal access and the refresh address. More specifically, during the refresh operation, the multiplexer selects the refresh address, based on a refresh control signal, and the so selected refresh address is supplied to an X-decoder.
  • a word line selected by the X-decoder is activated, and a sense amplifier is also activated to carry out refreshing. The word line selected is subsequently deactivated.
  • Patent Document 1 JP Patent Kokai Publication No. JP-A-62-223893 discloses a configuration in which memory cells are periodically refreshed based on a counter operation.
  • the row address with a shorter refresh period is refreshed simultaneously with the row address, which is a refresh address generated by the counter, whereby the row address with a shorter refresh period is refreshed with the shorter period, as shown in FIG. 1A .
  • a refresh address 0 is refreshed with a period equal to one-half the refresh period.
  • the other row address in addition to the refresh address need to be refreshed simultaneously. Since two word lines are refreshed simultaneously, the sense noise in the DRAM is doubled.
  • a variety of circuits in the memory device such as power supply, ground lines or boost level supply circuit, need to be enhanced in order to cope with the doubled sense noise, thus enlarging the circuit scale.
  • the condition of the above-described simultaneous refresh operation differs from that of the normal refresh operation, and hence, in a memory having a high-speed input/output circuit, such problems as deteriorated characteristics of the input/output circuit may arise exclusively during the simultaneous refresh operation.
  • the Patent Document 2 JP Patent Kokai Publication No. JP-A-8-306184 discloses a configuration in which the refresh operation may be carried out in keeping with the information retention time of the memory cells. More specifically, a first pulse, corresponding to the refresh period which is set to be shorter than the shortest memory cell information retention time (data retention time), is generated. The first pulse is counted by a refresh address counter to generate a refresh address. A second pulse signal is generated by frequency-dividing a carry signal which is generated by the refresh address counter for one cycle of the refresh operation (divided pulse signal).
  • the refresh period setting information associated either with the short period of the first pulse or with the long period of the second pulse is stored in a storage circuit every plural word lines allocated to theses refresh addresses.
  • the refresh operation for the memory cells, carried out based on the refresh address is rendered valid or invalid, for each word line, in association with the refresh period setting information stored in the storage circuit.
  • the refresh period setting information is rendered invalid by the second pulse signal.
  • the first pulse which is associated with the refresh period, and which selected to be shorter than the shortest data retention time, is generated, such that it is necessary to generate a clock signal having a period adjusted so as to hold data even in the memory cells with the shortest refresh period.
  • the refresh trigger command period from a controller since the refresh trigger command period from a controller is fixed, it is generally difficult to generate such a clock signal from one particular DRAM to another.
  • the refresh operations may be carried once every two periods of the refresh trigger command from the controller, as shown in FIG. 1B . Although this may be efficacious in suppressing the power usage, it is not possible to relieve the memory cells with the short refresh period.
  • the present invention has been invented to solve the above described problems and it an object to provide an apparatus and a method for carrying out refreshing of memory cells different in data retention times with noise at the time of the sense operation prevented from increasing.
  • a semiconductor memory device in accordance with one aspect of the present invention comprises: a memory array including a plurality of cells, each of which needs refreshing for data retention; means for generating a refresh address of said memory array; means for deciding on whether or not said refresh address generated corresponds to an address to be interrupted by a row address whose refresh period is subject to change; and means for performing control for interrupting said generated refresh address to output said row address whose refresh period is subject to change, if the result of decision indicates that the generated refresh address is the address which is to be interrupted by said row address whose refresh period is subject to change.
  • a semiconductor memory device in accordance with another aspect of the present invention comprises: a memory array including a plurality of cells, each of which needs refreshing for data retention; a counter; storage means for storing information as to whether or not an output of said counter corresponds to an address interrupted by a row address whose refresh period is subject to change in association with a count value; means for performing control so that, if the output of said counter corresponds to the address interrupted by said row address whose refresh period is subject to change, said counter output is interrupted by said row address whose refresh period is subject to change, and said row address whose refresh period is subject to change is output as a refresh address.
  • a method in accordance with another aspect of the present invention is a method for refresh control of a semiconductor memory device in need of a refresh operation for data retention.
  • the information as to whether or not a count value of a counter generating refresh address, corresponding to an address interrupted by the row address whose refresh period is subject to change is pre-stored in association with each count value of the counter generating the refresh address.
  • the counter output is compared to the address to be interrupted by the row address whose refresh period is subject to change, in order to decide on whether or not the counter output corresponds to the row address to be interrupted by the row address whose refresh period is subject to change. If the result of comparison is affirmative, the row address whose refresh period is subject to change is, is caused to interrupt the counter output, and is output as a refresh address.
  • the row address whose refresh period is subject to change is output a plural number of times as the counter completes one full cycle.
  • said row address whose refresh period is subject to change includes at least a row address output M times, where M is an integer not less than two, and a row address output N times, where N is an integer different than M and is not less than two, during the time said counter makes the round of count operation.
  • said row address whose refresh period is subject to change includes a row address output once when said counter makes a plurality of rounds of count operations.
  • the counter output may be output as refresh address in the next cycle to the cycle in which the row address which changes the refresh address and which interrupted the counter output was output.
  • the semiconductor memory device preferably includes: at least one set of a storage unit for storing a count value which is to be interrupted by a row address whose refresh period is subject to change, and a comparator circuit for comparing said count value stored in said storage unit and an output of said counter to each other; a holding circuit for setting a hit signal to an active state when a coincidence signal from said comparator circuit is output; said holding circuit resetting said hit signal to an inactive state in the next clock cycle; a circuit for receiving an output of said holding circuit and a refresh clock signal, and for performing control so that, when said hit signal is in an active state, said refresh clock signal is not propagated to said counter to halt the count operation thereof, and so that, when said hit signal is in an inactive state, said refresh clock signal is propagated to said counter; and a circuit for modifying at least a part of said count output of said counter to generate said row address which refresh period is subject to change, when said hit signal is in an active state.
  • the semiconductor memory device also preferably includes a circuit for modifying at least a part of a count output of the counter when the hit signal is in an active state to generate the row address which refresh period is subject to change.
  • the semiconductor memory device preferably includes a storage unit for storing the row address whose refresh period is subject to change, and a comparator circuit for comparing the row address stored in the storage unit and an output of the counter to each other.
  • the comparator circuit includes a first comparator circuit section for comparing an upper bit set of the counter output to an upper bit set of a count value of the storage unit, and a second comparator circuit section for comparing lower bits of the counter output and lower bits of the row address whose refresh period is subject to change to each other.
  • the semiconductor memory device also preferably includes a coincidence decision circuit for giving a decision for coincidence when the result of comparison by the first comparator circuit section indicates non-coincidence and the result of comparison by the second comparator circuit section indicates coincidence, and a holding circuit for setting an output hit signal to an active state responsive to the result of coincidence decision by the coincidence decision circuit and for resetting the hit signal to an inactive state in the next following clock cycle.
  • a coincidence decision circuit for giving a decision for coincidence when the result of comparison by the first comparator circuit section indicates non-coincidence and the result of comparison by the second comparator circuit section indicates coincidence
  • a holding circuit for setting an output hit signal to an active state responsive to the result of coincidence decision by the coincidence decision circuit and for resetting the hit signal to an inactive state in the next following clock cycle.
  • the semiconductor memory device also preferably includes a circuit supplied with an output of the holding circuit and with a refresh clock signal, and adapted for performing control so that, when the hit signal is in an active state, the refresh clock signal is not propagated to the counter, thereby halting the counter operation, and so that, when the hit signal in an inactive state, the refresh clock signal is propagated to the counter.
  • the semiconductor memory device preferably includes a circuit for modifying at least a part of an output of the counter when the hit signal is in an activate state to generate the row address whose refresh period is subject to change.
  • the circuit generating the row address whose refresh period is subject to change preferably includes a selector circuit which is supplied with the hit signal as a selection control signal and which outputs an upper bit set of the counter when the hit signal is in an inactive state.
  • the selector circuit When the hit signal is in an activate state, the selector circuit outputs an upper bit set of the row address whose refresh period is subject to change, stored in the storage unit and determined to be coincident with the counter output.
  • the semiconductor memory device preferably includes a plurality of sets each composed of a comparator circuit, made up by the first comparator circuit section and the second comparator circuit section, and of a storage unit, and a circuit for generating a first comparison result signal, based on a logical sum of the plural first comparator circuit sections, to supply a first comparison result signal generated to the holding circuit.
  • the semiconductor memory device also preferably includes a circuit for generating a second comparison result signal, based on a logical sum of the plural second comparator circuit sections, to supply the second comparison result signal generated to the holding circuit.
  • the coincidence decision circuit gives a decision for coincidence when the first comparison result signal indicates non-coincidence and the second comparison result signal indicates coincidence.
  • the upper bit set may be the most significant bit of the counter output and the lower bits may be the counter output other than the most significant bit.
  • the upper bit set may be a preset number of upper bits of the counter output as counted from the MSB side, and the lower bits may be the counter output other the upper bits.
  • the semiconductor memory device preferably includes: a storage unit for receiving an output of said counter as an address, said storage unit storing in a cell thereof to be accessed by said address information indicating whether said counter output is to be interrupted by said row address which refresh period is subject to change or to be directly output as a refresh address; a holding circuit for setting a hit signal to an active state when said information indicates that an output of said storage unit is to be interrupted by said row address which refresh period is subject to change and for resetting said hit signal to an inactive state in the next following clock cycle; a circuit for receiving an output of said holding circuit and a refresh clock signal and for performing control so that, when said hit signal is in an active state, said refresh clock signal is not propagated to said counter to halt the count operation thereof, and so that, when said hit signal is in an inactive state, said refresh clock signal is propagated to said counter; and a circuit for modifying at least a part of the count output of said counter to generate said row address which refresh period is subject to change, when said hit signal is
  • the semiconductor memory device preferably includes: a storage unit for receiving an output of said counter as an address, said storage unit storing in a cell thereof to be accessed by said address information as to whether said counter output is to be directly output as a refresh address or is to be replaced by said row address which refresh period is subject to change, and bit manipulation information specifying the operation on bits in order to effect bit replacement if such bit replacement is to be made; a coincidence decision circuit for outputting a coincidence signal in case an output of said storage unit indicates that said counter output is to be replaced by said row address which refresh period is subject to change; a holding circuit for setting an output hit signal to an active state, when said coincidence decision circuit makes a decision for coincidence, and for resetting said hit signal to an inactive state in the next following clock cycle; a circuit for receiving said hit signal output from said holding circuit and a refresh clock signal; said circuit performing control so that, when said hit signal is in an active state, said refresh clock signal is not propagated to said counter to halt the count operation thereof, and so that, when
  • the semiconductor memory device preferably includes: a storage unit for receiving an output of said counter as an address, said storage unit storing in a cell thereof to be accessed by said address the first information as to whether or not said counter output is to be replaced by said row address which refresh period is subject to change and the second information as to whether or not refresh having an output of said counter as a refresh address is to be skipped over; a holding circuit for setting an output hit signal to an active state based on the first and second information output from said storage unit and for setting the hit signal in an inactive stat en the next following clock cycle; a circuit for receiving said hit signal output from said holding circuit and a refresh clock signal; said circuit performing control so that, when said hit signal is in an active state, said refresh clock signal is not propagated to said counter to halt the count operation thereof, and so that, when said hit signal is in an inactive state, said refresh clock signal is propagated to said counter; a circuit for halting the refresh operation based on said second information output from said storage unit and on a preset
  • a method according to another aspect of the present invention is a method for refresh control of a semiconductor memory device in need of a refresh operation for data retention, which comprises the steps of:
  • the refresh controlling method according to the present invention comprises the steps of:
  • said row address which refresh period is subject to change is output a plural number of times as said counter makes the round of count operation.
  • said row address which refresh period is subject to change at least includes a row address output M times, where M is an integer not less than two, and a row address output N times, where N is an integer not less than two different than said M.
  • said row address which refresh period is subject to change includes the row address output once as said counter makes the round of count operation.
  • said counter output is output as a refresh address in the clock cycle next following the cycle in which the row address which interrupted said counter output and which changes said refresh period was output as refresh address.
  • memory cells with the short refresh period may adequately be relieved without the risk of the sense noise being increased even if the refresh period is set to a shorter time.
  • FIGS. 1A and 1B are timing diagrams for illustrating conventional refresh control and FIG. 1C is a timing diagram for illustrating refresh control of the present invention.
  • FIG. 2 is a diagram showing the configuration of a first embodiment of the present invention.
  • FIGS. 3A , 3 B and 3 C are views illustrating the operation of a first embodiment of the present invention.
  • FIG. 4 is a diagram showing the configuration of a second embodiment of the present invention.
  • FIG. 5 is a diagram showing the configuration and the operation of a third embodiment of the present invention.
  • FIG. 6A shows the configuration of a fourth embodiment of the present invention
  • FIGS. 6B and 6C are schematic views for illustrating its operation.
  • FIG. 7 is a diagram showing the configuration of a fifth embodiment of the present invention.
  • FIG. 8A is a timing chart for illustrating the configuration of the fifth embodiment of the present invention and FIGS. 8B to 8D illustrate its operation.
  • FIG. 9 is a diagram showing the configuration of a sixth embodiment of the present invention.
  • FIG. 10A is a timing chart for illustrating the configuration of the sixth embodiment of the present invention and FIGS. 10B to 10D illustrate its operation.
  • the present invention is configured to execute refreshing of a refresh address from a refresh counter with a next refresh trigger command and to cause refreshing of a row address with a short refresh period to break in, as shown in FIG. 1C .
  • the present invention includes means for storing, in association with the count value of a refresh counter, the information as to whether an output of the refresh counter corresponds to an address to be interrupted by the row address whose refresh period is subject to change, and means for controlling to output the row address whose refresh period is subject to change, as a refresh address, in case the counter output corresponds to the address to be interrupted by the row address whose refresh period is subject to change.
  • the refresh period of a row address having a shorter data retention time, is set to be shorter than the normal period.
  • no two ROW addresses are refreshed simultaneously for an external refresh trigger command supplied from outside, so that the noise generated at the time of sense operation is approximately equal to that for normal refresh.
  • the refresh period is extended by N periods. Taking an example of a memory, in which 4096 refresh trigger commands are executed in 64 ms, the actual refresh period is 64 ms+(64 ms/4096)*N.
  • the refresh period is extended from 64 ms only to 65.5 ms.
  • the effect of the refresh period elongation of this extent is small or negligible.
  • a cell with a short refresh period may be relieved with the use of, for example, a refresh trigger command from the controller.
  • control may be performed so that refresh is omitted for a certain row address so that the row address so omitted for refresh becomes longer in the refresh period.
  • certain plural row addresses may be refreshed with refresh periods which are shorter than the normal period and which are of differing lengths.
  • FIG. 2 is a diagram showing the configuration of a first embodiment of the present invention. It should be noted that FIG. 2 shows the configuration of a circuit for controlling the generation of refresh address but does not show cell array components, such as memory cell array, X-decoder, Y-decoder or sense amplifiers, or address buffers.
  • the first embodiment of the present invention includes a refresh counter 10 , a SR latch circuit 11 (also termed an SR flip-flop), pulse generating circuits 12 A and 12 B, OR circuit 13 , a logic circuit 14 , a logic circuit 15 , comparator circuits 16 A and 16 B, and programmable fuse data 17 A and 17 B.
  • the refresh counter 10 performs count operation in synchronization with a clock signal ClkA which is used as a refresh clock signal and have a count output of N bits.
  • the programmable fuse data 17 A and 17 B specify addresses to be interrupted.
  • the comparator circuits 16 A and 16 B compares a count output (count value) from the refresh counter 10 with the fuse data 17 A and 17 B, respectively.
  • the OR circuit 13 performs logically sum operation of outputs of the comparator circuits 16 A and 16 B to output the result as being the result of comparison carried out by the comparator circuits 16 A and 16 B.
  • the SR latch circuit 11 and pulse generating circuits 12 A and 12 B compose a circuit for holding the refresh signal for one period of the refresh clock signal.
  • the SR latch circuit 11 is adapted to hold a coincidence signal from the OR circuit 13 for a time interval corresponding to one period of the refresh clock signal, in case such coincidence signal is output from the OR circuit 13 .
  • the logic circuit 14 performs control for stopping the supply of the refresh clock signal clkA to the refresh counter 10 in case the coincidence signal (hit) output from the one period holding circuit (SR latch circuit 11 ) is in an activate state.
  • the logic circuit 15 for inverting the MSB (Most Significant Bit) of the output of the refresh counter 10 for outputting the result as a refresh address.
  • the fuse data 17 A and 17 B constitute a ROM each storing a binary value responsive to for example the fuse being blown off or being connected, and are also termed a fuse ROM.
  • the pulse generating circuit 12 A is responsive to a rising edge from LOW to HIGH of an output of the OR circuit 13 , and outputs the result of comparison, to generate a one-shot pulse
  • the pulse generating circuit 12 B is responsive to a rising edge from LOW to HIGH of a refresh clock signal RefreshClk to generate a one-shot pulse.
  • the SR latch is responsive to an output from the pulse generating circuit 12 A at its set terminal and sets the hit signal to a HIGH level (activated state) when the result of comparison by the comparator circuits indicates coincidence.
  • the SR latch is also responsive to an output of the pulse generating circuit 12 B at its reset terminal to reset the hit signal to a LOW level with the rising edge from LOW to HIGH of a refresh clock signal RefreshCLK.
  • the refresh clock signal RefreshClk is generated based on a trigger signal which is generated responsive to a command supplied from outside or which is generated on timeout of a timer (refresh period), not shown.
  • the circuit 14 is constituted by an OR circuit.
  • the refresh clock signal (RefreshClk) is not transferred to the counter 10 and halts the count operation of the counter 10 .
  • the refresh clock signal (RefreshClk) is directly output as clkA and is supplied to the counter 10 .
  • the logic circuit 15 is constituted by an exclusive-OR (EXOR) circuit and, when the hit signal is at the HIGH level, the circuit 15 inverts the MSB to output the so inverted bit. When the hit signal is at the LOW level, the circuit 15 outputs the MSB unchanged.
  • FIGS. 3A to 3C schematically illustrate the operation of the circuit of the present embodiment.
  • FIG. 3A schematically shows the waveforms of the timing operation.
  • 'b0000 where 'b denotes binary
  • 'b be a row address with a short refresh period
  • 'b1000 which is stored as fuse data.
  • the refresh period for the row address is set to be one-half a normal period, as an example. That is, the row address 'b1000 is interrupted by the row address 'b0000.
  • the refresh clock signal RefreshClk undergoes a rise transition, the counter 10 increments the count value by one so that 'b1001 becomes the refresh address.
  • FIGS. 3B and 3C show a sequence of the four-bit refresh address for the normal operation and a sequence of the four-bit refresh address following the replacement caused by interrupt.
  • the address 'b0111 is followed by 'b1000.
  • the address 'b0111 is followed by 'b0000, which is followed in turn by 'b1000, so that the total cycles is 17 .
  • the row address 'b0000 is refreshed with a refresh period in which this row address is output twice during the time the counter 10 makes one round, that is, with a refresh period which is one-half of the normal period.
  • FIG. 4 is a diagram showing the configuration of the second embodiment of the present invention.
  • a programmable ROM (PROM) 18 is used in place of the combination of the fuse data and the comparator circuits.
  • PROM programmable ROM
  • ‘1’ is recorded for an address to be interrupted and ‘0’ is recorded for other addresses.
  • the PROM 18 receives an output count value from the counter 10 which corresponds to a refresh address, and outputs data of ‘1’ or ‘0’, depending on whether or not the count value corresponds to an address to be interrupted.
  • the SR latch circuit 11 sets the hit signal to HIGH level and holds the hit signal at the HIGH level for one period until a rise transition of the next refresh clock signal RefreshClk. If data ‘1’ is written in an address of 'b1000 of the PROM 18 , the operation of the present embodiment is similar to the operation shown in FIG. 2 . With the present embodiment, the comparator circuits 16 A and 16 B of the above-described embodiment are unneeded. The present embodiment is effective when there are many addresses to be interrupted.
  • FIG. 5 is a diagram showing the configuration of the third embodiment of the present invention.
  • the present embodiment includes a refresh counter 10 , which is synchronized with a clock signal clkA which is used as a refresh clock signal, a plural number of programmable fuse data 17 A and 17 B which are for specifying interrupt addresses, and comparator circuits 16 A- 1 and 16 B- 1 and comparator circuits 16 A- 2 and 16 B- 2 .
  • the comparator circuits 16 A- 1 and 16 B- 1 output the results of comparison of the most significant bits (comparison of MSBs), while the comparator circuits 16 A- 2 and 16 B- 2 output the results of comparison of the other bits.
  • the present embodiment also includes an OR circuit 22 A for logically summing the outputs of the comparator circuits 16 A- 1 and 16 B- 1 to output a first result of comparison, and an OR circuit 22 B for logically summing the outputs of the comparator circuits 16 A- 2 and 16 B- 2 to output a second result of comparison.
  • the present embodiment also includes a coincidence decision circuit 21 for outputting a coincidence signal in case the second result of comparison indicates coincidence and the first result of comparison indicates non-coincidence, and a one-period holding circuit 20 for holding the result of comparison of the coincidence decision circuit 21 for one period of the refresh clocks.
  • the present embodiment also includes a logic circuit 14 for performing control for halting the supply of the refresh clock signal to the refresh counter 10 responsive to the result of the holding of the one-period holding circuit 20 .
  • the present embodiment further includes selector circuits 23 and 24 for replacing the most significant bit of the fuse data with the most significant bit of the refresh address to output the resulting data.
  • the difference between the present embodiment and the above-described first embodiment is that, in the first embodiment, the MSB of the output of the counter 10 is inverted by the EXOR circuit 15 , whereas, in the present embodiment, data changeover is made by the selector circuit 24 .
  • the timing operation of the present embodiment reference is made to FIG. 3A , as in the above-described first embodiment.
  • an interrupt address 'b0000 is stored as fuse data.
  • the counter data value becomes 'b1000
  • the two data are non-coincident as to the most significant bit and coincident as to the other bits.
  • the coincidence decision circuit 21 gives a decision for coincidence, and hence the output signal hit of the one-period holding circuit 20 becomes HIGH.
  • the counter 10 halts its count operation.
  • the most significant bit ‘0’ of the fuse data is selected by the selector circuit 23 .
  • the selector circuit 24 receives the output signal hit of the one-period holding circuit 20 as selection control signal and, if the signal hit is HIGH, the selector 24 selects the output of the selector 23 , which output is substituted for the most significant bit of the refresh address. As a result, 'b0000 becomes the refresh address to take the place of 'b1000. In the next cycle, 'b1000 becomes the refresh address.
  • the number of the sets of the comparator circuits and the fuse data may be one or not less than three, as desired.
  • the selector 23 outputs the most significant bit of the fuse data, in the set of the fuse data and the comparator circuits, determined to be coincident, that is, determined to be hit, by the coincidence decision circuit 21 . If there is only one set of the comparator circuits and the fuse data, the selector 23 is omitted.
  • 'b0000 is an address with a short refresh period, it is output twice during one circulation of the counter 10 , with the refresh period of the address being one-half the normal period. However, this refresh period may be reduced to one-fourth.
  • FIG. 6A is a diagram showing the constitutions of a fourth embodiment of the present invention.
  • FIGS. 6B and 6C are diagram for explaining the operation of the fourth embodiment of the present invention.
  • the present embodiment includes a refresh counter 10 , which is synchronized with a clock signal clkA which is used as a refresh clock signal, and a plural number of programmable fuse data 17 A and 17 B which are for specifying interrupt addresses, comparator circuits 16 A- 3 and 16 B- 3 and comparator circuits 16 A- 4 , and 16 B- 4 .
  • the comparator circuits 16 A- 3 and 16 B- 3 In comparing the count values of the refresh counter 10 with the fuse data, the comparator circuits 16 A- 3 and 16 B- 3 output the results of comparison of the MSBs and the next higher order bits, while the comparator circuits 16 A- 4 and 16 B- 4 output the results of comparison of the lower N-2 bits, respectively.
  • the present embodiment also includes an OR circuit 22 A for taking a logical sum of the outputs of the comparator circuits 16 A- 3 and 16 B- 3 to output a first result of comparison, and an OR circuit 22 B for logically summing the outputs of the comparator circuits 16 A- 4 and 16 B- 4 to output a second result of comparison.
  • the present embodiment also includes a coincidence decision circuit 21 for outputting a coincidence signal in case the second result of comparison indicates coincidence and the first result of comparison indicates non-coincidence, and a one-period holding circuit 20 for holding the result of comparison of the coincidence decision circuit 21 for one period of the refresh clocks.
  • the present embodiment also includes a logic circuit 14 for performing control for halting the supply of the refresh clock signal clkA to the refresh counter 10 responsive to the result of the holding of the one-period holding circuit 20 .
  • the present embodiment includes selector circuits 23 ′ and 24 ′ which are for replacing the MSB and the next upper bit of the fuse data with the MSB and the next upper bit of the refresh address to output the resulting data. If, as 4-bit data of the counter 10 , 'b0000 is a row address for which refresh needs to be carried out at a 1 ⁇ 4 period, the row address information 'b0000 with the 1 ⁇ 4 period is stored as fuse data.
  • the refresh period is set to be one-fourth of the normal period, it is necessary to set three fuse data. In the present embodiment, it suffices to set only one fuse data.
  • the refresh period of the row address with short data retention time may be set to approximately one-fourth of the normal period. Shown below is a fifth embodiment of the present invention having this constitution.
  • FIG. 7 is a circuit diagram showing the configuration of a fifth embodiment of the present invention.
  • FIGS. 8A , 8 B, 8 C and 8 D illustrate the operations of the fifth embodiment of the present invention.
  • the present embodiment includes a refresh counter 10 , which is synchronized with a clock signal clkA, used as refresh clocks, a PROM 18 ′ for 2-bit data, a decision circuit 21 for deciding on coincidence from the 2-bit data of the PROM 18 ′′, a circuit 20 for holding the results of comparison for one period of the refresh clocks, and a circuit 14 for halting the supply of the refresh clocks to the refresh counter responsive to the data holding.
  • a refresh counter 10 which is synchronized with a clock signal clkA, used as refresh clocks
  • a PROM 18 ′ for 2-bit data
  • a decision circuit 21 for deciding on coincidence from the 2-bit data of the PROM 18 ′′
  • a circuit 20 for holding the results of comparison for one period of the refresh clocks
  • the present embodiment further includes a circuit 25 for holding the 2-bit data for one period of the refresh clocks and a circuit 26 for inverting the upper two bits of the counter 10 to output the resulting data.
  • the circuit 26 is made up of two exclusive-OR (EXOR) circuits for performing EXOR operations on the two bit output of the circuit 25 which holds the two bits for one clock period and the upper two bits of the counter 10 , on the bit-by-bit basis and for outputting two bits.
  • EXOR exclusive-OR
  • ‘00’ denotes no interrupt
  • ‘01’ denotes inversion of the second upper bit
  • ‘10’ denotes inversion of the MSB
  • ‘11’ denotes inversion of upper two bits.
  • the coincidence decision circuit 21 gives a decision for coincidence.
  • the one-period holding circuit 25 outputs a HIGH level hit signal to generate an interrupt.
  • the counter is a 4-bit counter
  • 'b0000 is an address with a short refresh period
  • the Prom 18 ′ holds ‘10’, ‘01’ and ‘11’ in addresses 'b1000, 'b0100 and 'b1100, respectively.
  • the refresh period may be extended to a 1/N period.
  • the period of the refresh address in which the same refresh address is output N times during the time the counter performs one rotation, is termed a 1/N period.
  • the refresh period becomes a one-half period of the normal refresh period, such that the one-half refresh period and the one-fourth refresh period may co-exist.
  • the refresh period is shorter than the normal period.
  • the refresh period may be longer than the normal period.
  • FIGS. 9 and 10 illustrate the configuration and the operation of a sixth embodiment of the present invention, respectively.
  • a refresh period which is twice the normal refresh period and a refresh period which is one-half the normal refresh period co-exist.
  • the present embodiment includes an N+1 bit refresh counter 10 , which is synchronized with a refresh clock signal, with a refresh address being formed by N bits, a 2-bit data PROM 18 ′′, which employs lower N bits of the counter 10 as an address, and a circuit 20 ′ for holding the 2-bit data during the time corresponding to one period of the refresh clock signal.
  • the present embodiment also includes a circuit 14 for inverting the MSB of the counter depending on one of the two bits (first data), and a circuit 19 for outputting a refresh operation stop signal depending on the other one-bit data (second data) and the count values of the N+1 bits.
  • the circuit 19 is composed by for example an AND circuit.
  • the refresh address is of N bits, and the counter is a (N+1) bit counter, with the lower N bits of the counter being addresses of the PROM 18 ′′.
  • the data stored in cells of the PROM 18 ′′ are
  • the refresh operation stop signal from the circuit 19 becomes HIGH, such that no refresh operation is carried out.
  • the refresh period for the address 'b0100 is a double refresh period, whilst that for the address 'b0000 is a one-half period.
  • the timing operation for the refresh period corresponding to one-half of the normal refresh period is equivalent to the operation of FIG. 3A .
  • the timing operation for the refresh period corresponding to one-half of the normal refresh period is not shown in FIG. 10A .
  • the operation with the refresh period equal to twice the normal refresh period and the operation with the refresh period equal to one-half the normal refresh period may co-exist in the present embodiment.
  • Patent Document 1 The number of cells refreshed for the same refresh trigger command is the same, as described above, so that the increase of noise is suppressed.
  • This feature of the present invention is quite different from Patent Document 1. Not only a refresh period equal to one-half the normal refresh period, but a refresh period equal to one-fourth the normal refresh period becomes possible. In Patent Document 1, the noise is quadrupled if the refresh period is one-fourth the normal refresh period. Moreover, there is no necessity of generating a clock signal having the period adjusted to enable data retention even for cells of the shortest refresh period as is done in Patent Document 2.
  • the overall refresh period is prolonged by N periods.
  • the effective refresh period is 64 ms+64 ms/4096*N.
  • the effective refresh period is increased from 64 ms to 65.5 ms, so that the effect is negligible.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Dram (AREA)
US11/365,857 2005-03-07 2006-03-02 Semiconductor memory device Expired - Fee Related US7251180B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US11/773,152 US7580307B2 (en) 2005-03-07 2007-07-03 Semiconductor memory device

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2005062542A JP4453018B2 (ja) 2005-03-07 2005-03-07 半導体記憶装置
JP2005-062542 2005-03-07

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US11/773,152 Continuation US7580307B2 (en) 2005-03-07 2007-07-03 Semiconductor memory device

Publications (2)

Publication Number Publication Date
US20060198207A1 US20060198207A1 (en) 2006-09-07
US7251180B2 true US7251180B2 (en) 2007-07-31

Family

ID=36943981

Family Applications (2)

Application Number Title Priority Date Filing Date
US11/365,857 Expired - Fee Related US7251180B2 (en) 2005-03-07 2006-03-02 Semiconductor memory device
US11/773,152 Expired - Fee Related US7580307B2 (en) 2005-03-07 2007-07-03 Semiconductor memory device

Family Applications After (1)

Application Number Title Priority Date Filing Date
US11/773,152 Expired - Fee Related US7580307B2 (en) 2005-03-07 2007-07-03 Semiconductor memory device

Country Status (3)

Country Link
US (2) US7251180B2 (ja)
JP (1) JP4453018B2 (ja)
CN (1) CN100520965C (ja)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20150042389A1 (en) * 2012-05-07 2015-02-12 Dust Networks, Inc. Low power timing, configuring, and scheduling
US20170068584A1 (en) * 2015-09-09 2017-03-09 SK Hynix Inc. Memory device

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100849853B1 (ko) * 2007-01-15 2008-08-01 삼성전자주식회사 고전압 발생회로 및 이를 포함하는 반도체 메모리 장치
US8713450B2 (en) * 2008-01-08 2014-04-29 International Business Machines Corporation Detecting patterns of abuse in a virtual environment
US7872931B2 (en) * 2008-10-14 2011-01-18 Qimonda North America Corp. Integrated circuit with control circuit for performing retention test
JP2010135032A (ja) * 2008-12-08 2010-06-17 Renesas Electronics Corp 半導体記憶装置及びセルフリフレッシュテスト方法
KR101977665B1 (ko) * 2012-07-12 2019-08-28 삼성전자주식회사 리프레쉬 주기를 조절하는 반도체 메모리 장치, 메모리 시스템 및 그 동작방법
US20140379978A1 (en) * 2013-06-24 2014-12-25 Qualcomm Incorporated Refresh scheme for memory cells with weak retention time
KR20180049314A (ko) 2016-10-31 2018-05-11 에스케이하이닉스 주식회사 어드레스 카운팅 회로, 메모리 장치 및 메모리 장치의 동작 방법
CN106910528B (zh) * 2017-02-27 2020-05-29 郑州云海信息技术有限公司 一种固态硬盘数据巡检的优化方法及装置
US10381064B1 (en) 2018-01-19 2019-08-13 Micron Technology, Inc. Apparatuses and methods for refreshing memory of a semiconductor device
US11417382B2 (en) 2020-12-17 2022-08-16 Micron Technology, Inc. Apparatuses and methods for skipping wordline activation of defective memory during refresh operations
US11670356B2 (en) 2021-07-16 2023-06-06 Micron Technology, Inc. Apparatuses and methods for refresh address masking
CN117198359A (zh) * 2022-05-30 2023-12-08 长鑫存储技术有限公司 刷新地址产生电路及方法、存储器、电子设备
CN117636942B (zh) * 2024-01-26 2024-05-03 长鑫存储技术(西安)有限公司 刷新控制结构、刷新控制方法及存储器

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62223893A (ja) 1986-03-26 1987-10-01 Hitachi Ltd ダイナミツク型ｒａｍ
US5467315A (en) * 1989-03-20 1995-11-14 Hitachi, Ltd. Semiconductor memory device facilitated with plural self-refresh modes
JPH08306184A (ja) 1995-03-03 1996-11-22 Hitachi Ltd ダイナミック型ｒａｍとメモリモジュール及びそのリフレッシュ方法
US6473358B2 (en) * 2000-02-24 2002-10-29 Hitachi, Ltd. Semiconductor memory device

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05159571A (ja) 1991-12-04 1993-06-25 Hitachi Ltd 半導体記憶装置
JPH0845271A (ja) 1994-05-27 1996-02-16 Sanyo Electric Co Ltd 記憶装置
JPH09102193A (ja) 1995-10-04 1997-04-15 Mitsubishi Electric Corp 半導体記憶装置

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62223893A (ja) 1986-03-26 1987-10-01 Hitachi Ltd ダイナミツク型ｒａｍ
US5467315A (en) * 1989-03-20 1995-11-14 Hitachi, Ltd. Semiconductor memory device facilitated with plural self-refresh modes
JPH08306184A (ja) 1995-03-03 1996-11-22 Hitachi Ltd ダイナミック型ｒａｍとメモリモジュール及びそのリフレッシュ方法
US5629898A (en) 1995-03-03 1997-05-13 Hitachi, Ltd. Dynamic memory device, a memory module, and a method of refreshing a dynamic memory device
US6473358B2 (en) * 2000-02-24 2002-10-29 Hitachi, Ltd. Semiconductor memory device

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20150042389A1 (en) * 2012-05-07 2015-02-12 Dust Networks, Inc. Low power timing, configuring, and scheduling
US9785219B2 (en) * 2012-05-07 2017-10-10 Linear Technology Corporation Low power timing, configuring, and scheduling
US10152111B2 (en) 2012-05-07 2018-12-11 Linear Technology Corporation Low power timing, configuring, and scheduling
US20170068584A1 (en) * 2015-09-09 2017-03-09 SK Hynix Inc. Memory device
US10043569B2 (en) * 2015-09-09 2018-08-07 SK Hynix Inc. Memory device for detecting failure of memory cells and refreshing memory cells

Also Published As

Publication number Publication date
JP4453018B2 (ja) 2010-04-21
JP2006244667A (ja) 2006-09-14
US7580307B2 (en) 2009-08-25
CN100520965C (zh) 2009-07-29
US20080013392A1 (en) 2008-01-17
US20060198207A1 (en) 2006-09-07
CN1832033A (zh) 2006-09-13

Similar Documents

Publication Publication Date Title
US7251180B2 (en) Semiconductor memory device
CN113168861B (zh) 执行行锤刷新操作的半导体装置
JP4056173B2 (ja) 半導体記憶装置および該半導体記憶装置のリフレッシュ方法
US7486584B2 (en) Semiconductor memory device and refresh control method thereof
US7675800B2 (en) Semiconductor memory, memory controller, system, and operating method of semiconductor memory
US7379323B2 (en) Memory with a refresh portion for rewriting data
US8873324B2 (en) Method of refreshing a memory device, refresh address generator and memory device
JP4353331B2 (ja) 半導体記憶装置
KR100745074B1 (ko) 반도체 장치
US7471587B2 (en) Semiconductor memory
US7760572B2 (en) Semiconductor memory device and refresh control method
US7802169B2 (en) Error correction devices and correction methods
US7663956B2 (en) Semiconductor memory device
US7154799B2 (en) Semiconductor memory with single cell and twin cell refreshing
US8441879B2 (en) Semiconductor memory device requiring refresh operation
US20120176853A1 (en) Refresh control circuit, memory apparatus and refresh control method using the same
US7313046B2 (en) Semiconductor memory devices in which the number of memory banks to be refreshed may be changed and methods of operating the same
US8107310B2 (en) Semiconductor memory device and method for operating the same
US7093067B2 (en) DRAM architecture enabling refresh and access operations in the same bank
KR100468720B1 (ko) 메모리 셀들의 리프레쉬 방법 및 리프레쉬 제어회로
US20050237827A1 (en) RAS time control circuit and method for use in DRAM using external clock
US6944082B2 (en) Semiconductor memory device and electronic device for activation control of word lines in a semiconductor memory device
JP2008165879A (ja) 半導体記憶装置
JP2007280608A (ja) 半導体記憶装置
US20230215486A1 (en) Memory device and operating system

Legal Events

Date Code Title Description
AS Assignment

Owner name: ELPIDA MEMORY, INC., JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ISHIKAWA, TORU;REEL/FRAME:017639/0616

Effective date: 20060220

STCF Information on status: patent grant

Free format text: PATENTED CASE

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 4

AS Assignment

Owner name: ELPIDA MEMORY INC., JAPAN

Free format text: SECURITY AGREEMENT;ASSIGNOR:PS4 LUXCO S.A.R.L.;REEL/FRAME:032414/0261

Effective date: 20130726

AS Assignment

Owner name: PS4 LUXCO S.A.R.L., LUXEMBOURG

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ELPIDA MEMORY, INC.;REEL/FRAME:032899/0588

Effective date: 20130726

FEPP Fee payment procedure

Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 8

AS Assignment

Owner name: PS5 LUXCO S.A.R.L., LUXEMBOURG

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:PS4 LUXCO S.A.R.L.;REEL/FRAME:039818/0506

Effective date: 20130829

Owner name: LONGITUDE SEMICONDUCTOR S.A.R.L., LUXEMBOURG

Free format text: CHANGE OF NAME;ASSIGNOR:PS5 LUXCO S.A.R.L.;REEL/FRAME:039793/0880

Effective date: 20131112

AS Assignment

Owner name: LONGITUDE LICENSING LIMITED, IRELAND

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LONGITUDE SEMICONDUCTOR S.A.R.L.;REEL/FRAME:046867/0248

Effective date: 20180731

FEPP Fee payment procedure

Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

LAPS Lapse for failure to pay maintenance fees

Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20190731