US6278179B1 - Power electronic device - Google Patents
Power electronic device Download PDFInfo
- Publication number
- US6278179B1 US6278179B1 US09/444,998 US44499899A US6278179B1 US 6278179 B1 US6278179 B1 US 6278179B1 US 44499899 A US44499899 A US 44499899A US 6278179 B1 US6278179 B1 US 6278179B1
- Authority
- US
- United States
- Prior art keywords
- plane
- busbar
- arrangement
- conductive
- circuits
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/07—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00
- H01L25/071—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00 the devices being arranged next and on each other, i.e. mixed assemblies
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/02—Containers; Seals
- H01L23/04—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
- H01L23/043—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having a conductive base as a mounting as well as a lead for the semiconductor body
- H01L23/051—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having a conductive base as a mounting as well as a lead for the semiconductor body another lead being formed by a cover plate parallel to the base plate, e.g. sandwich type
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/33—Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1305—Bipolar Junction Transistor [BJT]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1305—Bipolar Junction Transistor [BJT]
- H01L2924/13055—Insulated gate bipolar transistor [IGBT]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3011—Impedance
Definitions
- Electronic power devices particularly intended for rail traction usually comprise a conductive substrate made of copper, for example, to which are attached composite conductor-insulator-conductor structures having a heat transfer and electrical insulation function.
- the conductive top layer of each composite structure constitutes a substrate on which diodes and insulated gate bipolar transistors (IGBT) are disposed in an arrangement that varies with the nature of the electronic device concerned.
- IGBT insulated gate bipolar transistors
- the power semiconductor circuits are fixed by tin-lead or tin-lead-silver soft solder.
- each of the diodes and the IGBT are covered by one or more connecting terminals to each of which are soldered aluminum wires which typically have a diameter in the order of 380 to 500 microns.
- the other end of each wire is soldered to the top conductive substrate of one of the composite structures forming an inverter arm.
- the above design which is well-known in the art, has some drawbacks, however.
- the above power electronic devices are complex to manufacture because they include a very large number of aluminum wires. Also, the overall surface area of these power devices is relatively large, which increases the overall volume of the assembled device and also causes spurious inductance phenomena which compromise its electrical operation.
- the object of the invention is to provide an electronic power device which can alleviate the drawbacks of the prior art referred to above.
- a power electronic device comprising a conductive substrate on which rests a first plane arrangement of semiconductor circuits formed by diodes and insulated gate bipolar transistors, said semiconductor circuits having connecting terminals, wherein said device comprises at least one second plane arrangement of semiconductor circuits, two adjacent plane arrangements being separated by a plane conductor array comprising at least one electrically conductive and heat dissipative busbar connected to terminals of circuits of a first arrangement, said busbar further supporting, on its face opposite the substrate, circuits of a second plane arrangement, at least one conductive member electrically insulated from said busbar being connected to other terminals of the circuits of said first arrangement and being disposed within the volume of said busbar.
- an end plane arrangement of semiconductor circuits is covered by an end plane conductor array which comprises at least one electrically conductive and thermally dissipative end busbar connecting terminals of the circuits of said end arrangement and at least one end conductor member electrically insulated from said end busbar which is connected to other terminals of circuits of said end arrangement and is within the volume of the busbar;
- the terminals of said plane arrangements are fixed to the respective plane arrays by soldering at least one tin-lead-silver boss;
- terminals are separated from the boss or each boss by a coating adhering to the boss or to each boss, in particular a titanium-nickel-gold deposit;
- said at least one conductive busbar has at least one shoulder and thereby extends globally in a plane parallel to that of said substrate;
- said substrate and said end busbar are parts of respective thermal transfer and electrical insulation composite structures
- said conductive busbar has notches receiving said conductive members
- the device forms an inverter arm and comprises identical first and second plane arrangements and first and second plane conductor arrays;
- each of said plane arrays 38 B) comprises at least one gate common to a row of insulated gate bipolar transistors in series;
- said conductive busbars of said first plane array and said second plane array form emitters common to the insulated gate bipolar transistors of said first plane arrangement and said second plane arrangement, respectively.
- FIG. 1 is a cutaway perspective view showing the component parts of an inverter arm in accordance with the invention
- FIG. 2 is a view of the resulting inverter arm in axial section
- FIG. 3 is a partial view in section taken along the line III—III in FIG. 2,
- FIG. 4 is a diagram showing the fixing of a conductive busbar to a diode of the inverter arm of the invention.
- FIG. 5 is a circuit diagram of the inverter arm shown in the previous figures.
- FIG. 1 shows the manufacture of an inverter arm 1 in accordance with the invention.
- Diodes 4 and IGBT 6 forming a first plane semiconductor circuit arrangement are placed on a bottom substrate 2 made of copper, for example.
- the diodes 4 and the IGBT 6 are fixed to the substrate 2 by respective layers of tin-lead solder 8 and 10 , in a manner that is well-known in the art.
- Each diode 4 is conventionally provided with a single connecting terminal 12 and each IGBT comprises a central terminal 14 and a plurality of peripheral terminals 16 .
- the substrate supports nine diodes and four IGBT, but the skilled person can select a different number of circuits according to the required characteristics of the finished inverter arm.
- An electrically conductive busbar 18 rests on the free face of the terminals 12 , 14 , 16 of the semi-conductor circuits 4 , 6 .
- the busbar 18 has a thinner end part 20 and a thicker main part 22 separated by top and bottom shoulders 24 A and 24 B, respectively.
- the dimensions of the top shoulder 24 A are such that the busbar 18 rests on the circuits 4 , 6 in a plane substantially parallel to that of the substrate 2 .
- Diodes 104 and IGBT 106 are placed on the top face of the thinner part 20 and the main part 22 to constitute a second arrangement of semiconductor circuits identical to the first arrangement described above.
- the diodes 104 and the IGBT 106 are fixed by means of respective solder layers 108 , 110 .
- the diodes have a single terminal 112 and the IGBT have a central terminal 114 and lateral terminals 116 .
- the dimensions of the top shoulder 24 A are such that the top faces of the terminals 112 , 114 , 116 are substantially in a common plane parallel to that of the substrate 2 .
- Two notches 26 are formed on the lower face of the main part 22 of the busbar 18 .
- the notches 26 receive two conductive members in the form of electrically interconnected rods 28 A and 28 B.
- the first rod 28 A covers the center terminals 114 of a first row (R 1 ) of IGBT disposed in series and the second rod 28 B covers the center terminals of the second row (R 2 ) of IGBT, as shown in FIG. 3 .
- the rods 28 A, 28 B then constitute two gates connecting the two rows (R 1 , R 2 ) of IGBT in parallel.
- the edges of the notches 26 in the busbar 18 rest on the lateral terminals 16 of each IGBT 6 .
- the busbar 18 therefore constitutes a common emitter for all of the IGBT.
- the respective dimensions of the notches 26 and the rods 28 are such that the latter are electrically insulated from the busbar 18 .
- the rods 28 and the bottom face of the busbar 18 therefore form a plane array of mutually insulated conductive members.
- the first step is to deposit a multilayer titanium-nickel-gold coating 30 approximately 0.8 micrometers thick on the free face of the terminal 12 of the diode 4 by means of a spray process, for example.
- a tin-lead-silver boss 32 whose size corresponds to that of the terminal 12 is then placed on the multilayer coating 30 .
- the boss contains approximately 2% tin, 95.5% lead and 2.5% silver. Note that the multilayer coating 30 achieves excellent mechanical fixing of the boss 32 to the terminal 12 .
- the next step is to bring the bottom face of the thinner part 20 of the busbar 18 into contact with each boss 32 and to melt each boss by heating it to approximately 330° C. for 10 seconds, for example. This fixes the terminal 12 to the busbar 18 .
- the example described and shown refers only to fixing the thinner part 20 of the busbar 18 to a terminal 12 of a diode 4 .
- the main part 22 of the busbar 18 is fixed to the lateral terminal 16 of the IGBT 6 and the rods 28 A and 28 B are fixed to the center terminals 14 of the IGBT 6 using similar processes.
- the last step in the manufacture of the inverter arm 1 is to attach an additional conductive busbar 34 over the conductive circuits 104 , 106 supported by the busbar 18 at the end opposite the substrate 2 .
- the busbar 34 has notches 36 which receive conductive rods 38 A and 38 B analogous to the rods 28 A and 28 B described previously.
- the rods 38 A and 38 B, which are electrically interconnected, constitute additional conductive elements on the side opposite the substrate 2 .
- the additional conductive busbar 34 covers all of the terminals 112 of the diodes 104 and the peripheral terminals 116 of the IGBT 106 once the inverter arm has been assembled.
- the busbar 34 therefore constitutes a common emitter for all the IGBT.
- the first additional rod 38 A covers the center terminals 114 of a first row (R′ 1 ) of IGBT and the second additional rod 38 B is disposed over the center terminals of the second row (R′ 2 ) of IGBT, with the result that each rod constitutes a gate common to the IGBT of the same row.
- the respective dimensions of the notches 36 and the rods 38 are such that the busbar 34 and the rods 38 are not in mutual contact and constitute a plane array of mutually insulated conductive members.
- FIG. 5 is an electronic circuit diagram of the inverter arm 1 . Comparing it with FIGS. 1 and 2 in particular, it is clear that the substrate 2 forms a negative supply rail AN and that the additional busbar 34 forms a positive supply rail AP.
- the set of diodes 4 and the set of diodes 104 constitute the respective equivalent diodes D and D′ in FIG. 5 .
- the IGBT 6 and IGBT 106 constitute the respective equivalent transistors T and T′ in FIG. 5 .
- the intermediary conductive busbar 20 forms the phase line P of the inverter 1 .
- the inverter arm when assembled by the process as described above can be cooled by immersing it in a dielectric fluid.
- the substrate 2 and the busbars 18 and 34 which are all electrically conductive, then additionally assume a heat dissipation function.
- an insulative layer 42 and a conductive layer 44 may be placed under the substrate 2 , as shown in chain-dotted outline for both of them, so that the substrate 2 constitutes the top layer of the resulting structure 46 .
- the inverter arm 1 is then cooled by bringing the conductive end layers 44 , 50 of the composite structures 46 , 52 into contact with cooling members, not shown. These can be water-cooled plates, air heat exchangers or “caloduc” evaporator nozzles, in the conventional way.
- the inverter arm in accordance with the invention is therefore cooled from both its top and bottom faces.
- the invention achieves the objects previously stated.
- the three-dimensional structure of the electronic power device in accordance with the invention makes it remarkably compact.
- the invention significantly reduces the final overall volume of the device and also reduces spurious inductance phenomena.
- the invention makes it possible to dispense with the aluminum wires used in the prior art. Apart from simplifying manufacture, this improves reliability in that the aluminum wires can be the cause of serious malfunctions, being subjected in service to thermal cycling which can cause them to rupture.
- the power device in accordance with the invention is easier to cool than prior art devices.
- the aluminum wires constitute a limiting factor with regard to cooling, because they are heated in proportion to the square of the current flowing through them, and it is difficult to cool them.
- the heat dissipation guaranteed by the substrate and the conductive busbars is proposed in this respect.
- the invention either increases the current capacity of the power device for a given quantity of semiconductor material used, and therefore a given unit cost, or reduces the volume, and therefore the overall unit cost, for a given nominal current.
- the improved cooling is particularly beneficial if the conductive substrate and the conductive busbar opposite it are both part of a composite heat transfer and electrical insulation structure. This simultaneously cools the set of semiconductor circuits constituting the power device from both their top and bottom faces.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Inverter Devices (AREA)
- Emergency Protection Circuit Devices (AREA)
- Electronic Switches (AREA)
- Power Conversion In General (AREA)
- Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
- Charge And Discharge Circuits For Batteries Or The Like (AREA)
- Noodles (AREA)
- Mechanical Treatment Of Semiconductor (AREA)
- Bipolar Transistors (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR9815157A FR2786655B1 (fr) | 1998-11-27 | 1998-11-27 | Dispositif electronique de puissance |
FR9815157 | 1998-11-27 |
Publications (1)
Publication Number | Publication Date |
---|---|
US6278179B1 true US6278179B1 (en) | 2001-08-21 |
Family
ID=9533443
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/444,998 Expired - Lifetime US6278179B1 (en) | 1998-11-27 | 1999-11-23 | Power electronic device |
Country Status (13)
Country | Link |
---|---|
US (1) | US6278179B1 (zh) |
EP (1) | EP1005089B1 (zh) |
JP (1) | JP2000164798A (zh) |
KR (1) | KR100578441B1 (zh) |
CN (1) | CN1187821C (zh) |
AT (1) | ATE381781T1 (zh) |
AU (1) | AU764576B2 (zh) |
CA (1) | CA2290801C (zh) |
DE (1) | DE69937781T2 (zh) |
DK (1) | DK1005089T3 (zh) |
ES (1) | ES2299235T3 (zh) |
FR (1) | FR2786655B1 (zh) |
PT (1) | PT1005089E (zh) |
Cited By (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020179920A1 (en) * | 2001-04-26 | 2002-12-05 | Fuji Photo Film Co., Ltd. | Package base which allows mounting of a semiconductor element and electrode-wiring terminals on a mounting surface |
US6680532B1 (en) * | 2002-10-07 | 2004-01-20 | Lsi Logic Corporation | Multi chip module |
EP1411551A1 (en) | 2002-10-16 | 2004-04-21 | Nissan Motor Co., Ltd. | Stacked semiconductor module and assembling method of the same |
US6884953B2 (en) | 2001-06-15 | 2005-04-26 | Toyota Jidosha Kabushiki Kaisha | Switching circuit |
US20050146027A1 (en) * | 2004-01-07 | 2005-07-07 | Mitsubishi Denki Kabushiki Kaisha | Power semiconductor device |
US20060174642A1 (en) * | 2005-02-09 | 2006-08-10 | Nagashima James M | Cooling arrangements for integrated electric motor-inverters |
US20060220213A1 (en) * | 2005-03-15 | 2006-10-05 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device |
CN100347849C (zh) * | 2003-09-12 | 2007-11-07 | 株式会社东芝 | 逆变器及其制造方法,以及装有这种逆变器的电动汽车 |
US20130015495A1 (en) * | 2011-07-11 | 2013-01-17 | International Rectifier Corporation | Stacked Half-Bridge Power Module |
CN101944835B (zh) * | 2009-07-03 | 2013-08-28 | 王小云 | 高功率大电流输出的模块电源 |
US20140029202A1 (en) * | 2012-07-28 | 2014-01-30 | Zhongshan Broad-Ocean Motor Manufacturing Co., Ltd. | Motor controller |
US8752875B1 (en) | 2011-12-22 | 2014-06-17 | Michael J. Gerhardt | Electronic device holding system |
US8934277B2 (en) * | 2013-02-06 | 2015-01-13 | Fuji Electric Co., Ltd. | Semiconductor system with at least one three-level electric power inverter circuit |
US20170271292A1 (en) * | 2012-09-13 | 2017-09-21 | Nxp Usa, Inc. | High power semiconductor package subsystems |
US9825437B2 (en) | 2014-06-04 | 2017-11-21 | Hamilton Sundstrand Corporation | Three-dimensional power distribution interconnect structure |
EP3574522B1 (en) * | 2017-01-30 | 2021-03-03 | Yasa Limited | Semiconductor arrangement |
US10985089B2 (en) | 2017-01-30 | 2021-04-20 | Yasa Limited | Semiconductor cooling arrangement |
WO2022088179A1 (en) * | 2020-11-02 | 2022-05-05 | Dynex Semiconductor Limited | High power density 3d semiconductor module packaging |
Families Citing this family (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6703707B1 (en) * | 1999-11-24 | 2004-03-09 | Denso Corporation | Semiconductor device having radiation structure |
JP2002026251A (ja) * | 2000-07-11 | 2002-01-25 | Toshiba Corp | 半導体装置 |
FR2834829B1 (fr) * | 2002-01-17 | 2005-04-29 | Alstom | Convertisseur matriciel pour la transformation d'energie electrique |
DE10202095A1 (de) * | 2002-01-21 | 2003-07-24 | Siemens Ag | Elektrisches Gerät |
EP1508157B1 (en) * | 2002-05-08 | 2011-11-23 | Phoseon Technology, Inc. | High efficiency solid-state light source and methods of use and manufacture |
JP2008218688A (ja) * | 2007-03-05 | 2008-09-18 | Denso Corp | 半導体装置 |
JP4580036B1 (ja) * | 2009-06-12 | 2010-11-10 | 株式会社神戸製鋼所 | バスバーおよびコネクタ |
JP5242629B2 (ja) * | 2010-05-10 | 2013-07-24 | 株式会社東芝 | 電力用半導体素子 |
CN102264200B (zh) * | 2011-07-01 | 2014-03-26 | 江苏宏微科技有限公司 | 智能功率模块 |
CN102435428A (zh) * | 2011-09-30 | 2012-05-02 | 广州高澜节能技术股份有限公司 | 一种模拟igbt模块发热的测试模块 |
US9532448B1 (en) * | 2016-03-03 | 2016-12-27 | Ford Global Technologies, Llc | Power electronics modules |
FR3060845B1 (fr) * | 2016-12-19 | 2019-05-24 | Institut Vedecom | Circuits electroniques de puissance equipes de bus barres formant dissipateurs thermiques et procede d’integration |
DE102021206935B4 (de) * | 2021-07-01 | 2024-01-25 | Vitesco Technologies Germany Gmbh | Leistungshalbbrückenmodul, Leistungsinverter, Verfahren zur Herstellung eines Leistungshalbbrückenmoduls |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5019946A (en) * | 1988-09-27 | 1991-05-28 | General Electric Company | High density interconnect with high volumetric efficiency |
DE4403996A1 (de) | 1994-02-09 | 1995-08-10 | Bosch Gmbh Robert | Gleichrichteranordnung für einen Drehstromgenerator |
US5532512A (en) | 1994-10-03 | 1996-07-02 | General Electric Company | Direct stacked and flip chip power semiconductor device structures |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3773268B2 (ja) * | 1996-09-30 | 2006-05-10 | シーメンス アクチエンゲゼルシヤフト | サンドイッチ構造のマイクロエレクトロニクス構成部材 |
-
1998
- 1998-11-27 FR FR9815157A patent/FR2786655B1/fr not_active Expired - Lifetime
-
1999
- 1999-11-22 PT PT99402889T patent/PT1005089E/pt unknown
- 1999-11-22 DE DE69937781T patent/DE69937781T2/de not_active Expired - Lifetime
- 1999-11-22 DK DK99402889T patent/DK1005089T3/da active
- 1999-11-22 EP EP99402889A patent/EP1005089B1/fr not_active Expired - Lifetime
- 1999-11-22 ES ES99402889T patent/ES2299235T3/es not_active Expired - Lifetime
- 1999-11-22 AT AT99402889T patent/ATE381781T1/de active
- 1999-11-23 AU AU59609/99A patent/AU764576B2/en not_active Expired
- 1999-11-23 US US09/444,998 patent/US6278179B1/en not_active Expired - Lifetime
- 1999-11-24 CA CA002290801A patent/CA2290801C/fr not_active Expired - Lifetime
- 1999-11-26 KR KR1019990052867A patent/KR100578441B1/ko active IP Right Grant
- 1999-11-26 CN CNB991243854A patent/CN1187821C/zh not_active Expired - Lifetime
- 1999-11-26 JP JP11335770A patent/JP2000164798A/ja active Pending
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5019946A (en) * | 1988-09-27 | 1991-05-28 | General Electric Company | High density interconnect with high volumetric efficiency |
DE4403996A1 (de) | 1994-02-09 | 1995-08-10 | Bosch Gmbh Robert | Gleichrichteranordnung für einen Drehstromgenerator |
US5532512A (en) | 1994-10-03 | 1996-07-02 | General Electric Company | Direct stacked and flip chip power semiconductor device structures |
Cited By (33)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7202558B2 (en) * | 2001-04-26 | 2007-04-10 | Fuji Photo Film Co., Ltd. | Packages base which allows mounting of a semiconductor element and electrode-wiring terminals on a mounting surface |
US20020179920A1 (en) * | 2001-04-26 | 2002-12-05 | Fuji Photo Film Co., Ltd. | Package base which allows mounting of a semiconductor element and electrode-wiring terminals on a mounting surface |
US6884953B2 (en) | 2001-06-15 | 2005-04-26 | Toyota Jidosha Kabushiki Kaisha | Switching circuit |
US6680532B1 (en) * | 2002-10-07 | 2004-01-20 | Lsi Logic Corporation | Multi chip module |
EP1411551A1 (en) | 2002-10-16 | 2004-04-21 | Nissan Motor Co., Ltd. | Stacked semiconductor module and assembling method of the same |
CN100347849C (zh) * | 2003-09-12 | 2007-11-07 | 株式会社东芝 | 逆变器及其制造方法,以及装有这种逆变器的电动汽车 |
US20050146027A1 (en) * | 2004-01-07 | 2005-07-07 | Mitsubishi Denki Kabushiki Kaisha | Power semiconductor device |
US7535076B2 (en) | 2004-01-07 | 2009-05-19 | Alstom Transport Sa | Power semiconductor device |
US20090250781A1 (en) * | 2004-01-07 | 2009-10-08 | Mitsubishi Denki Kabushiki Kaisha | Power semiconductor device |
US7859079B2 (en) | 2004-01-07 | 2010-12-28 | Mitsubishi Denki Kabushiki Kaisha | Power semiconductor device |
US20060174643A1 (en) * | 2005-02-09 | 2006-08-10 | Ostrom Eric R | Arrangements for and methods of phase change cooling of power electronics |
US7210304B2 (en) * | 2005-02-09 | 2007-05-01 | General Motors Corporation | Cooling arrangements for integrated electric motor-inverters |
US20060174642A1 (en) * | 2005-02-09 | 2006-08-10 | Nagashima James M | Cooling arrangements for integrated electric motor-inverters |
US7481072B2 (en) * | 2005-02-09 | 2009-01-27 | Gm Global Technology Operations, Inc. | Arrangements for and methods of phase change cooling of power electronics |
US20060220213A1 (en) * | 2005-03-15 | 2006-10-05 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device |
US7479693B2 (en) | 2005-03-15 | 2009-01-20 | Mitsubishi Denki Kabushiki Kaisha | Arrangement of conductive connectors in a power semiconductor device |
CN101944835B (zh) * | 2009-07-03 | 2013-08-28 | 王小云 | 高功率大电流输出的模块电源 |
US20130015495A1 (en) * | 2011-07-11 | 2013-01-17 | International Rectifier Corporation | Stacked Half-Bridge Power Module |
US8987777B2 (en) * | 2011-07-11 | 2015-03-24 | International Rectifier Corporation | Stacked half-bridge power module |
US8752875B1 (en) | 2011-12-22 | 2014-06-17 | Michael J. Gerhardt | Electronic device holding system |
US9105596B2 (en) * | 2012-07-28 | 2015-08-11 | Zhongshan Broad-Ocean Motor Manufacturing Co., Ltd. | Motor controller |
US20140029202A1 (en) * | 2012-07-28 | 2014-01-30 | Zhongshan Broad-Ocean Motor Manufacturing Co., Ltd. | Motor controller |
US10211177B2 (en) * | 2012-09-13 | 2019-02-19 | Nxp Usa, Inc. | High power semiconductor package subsystems |
US20170271292A1 (en) * | 2012-09-13 | 2017-09-21 | Nxp Usa, Inc. | High power semiconductor package subsystems |
US8934277B2 (en) * | 2013-02-06 | 2015-01-13 | Fuji Electric Co., Ltd. | Semiconductor system with at least one three-level electric power inverter circuit |
US9825437B2 (en) | 2014-06-04 | 2017-11-21 | Hamilton Sundstrand Corporation | Three-dimensional power distribution interconnect structure |
US10498116B2 (en) | 2014-06-04 | 2019-12-03 | Hamilton Sundstrand Corporation | Three-dimensional power distribution interconnect structure |
EP3574522B1 (en) * | 2017-01-30 | 2021-03-03 | Yasa Limited | Semiconductor arrangement |
US10985089B2 (en) | 2017-01-30 | 2021-04-20 | Yasa Limited | Semiconductor cooling arrangement |
US11276622B2 (en) | 2017-01-30 | 2022-03-15 | Yasa Limited | Inverter arrangement |
WO2022088179A1 (en) * | 2020-11-02 | 2022-05-05 | Dynex Semiconductor Limited | High power density 3d semiconductor module packaging |
EP4010926A4 (en) * | 2020-11-02 | 2023-02-22 | Dynex Semiconductor Limited | HIGH POWER DENSITY 3D SEMICONDUCTOR MODULE PACKAGING |
US12068298B2 (en) | 2020-11-02 | 2024-08-20 | Dynex Semiconductor Limited | High power density 3D semiconductor module packaging |
Also Published As
Publication number | Publication date |
---|---|
CN1187821C (zh) | 2005-02-02 |
FR2786655B1 (fr) | 2001-11-23 |
ATE381781T1 (de) | 2008-01-15 |
DE69937781T2 (de) | 2008-12-04 |
CN1255749A (zh) | 2000-06-07 |
AU764576B2 (en) | 2003-08-21 |
EP1005089A1 (fr) | 2000-05-31 |
ES2299235T3 (es) | 2008-05-16 |
AU5960999A (en) | 2000-06-01 |
JP2000164798A (ja) | 2000-06-16 |
DK1005089T3 (da) | 2008-05-05 |
DE69937781D1 (de) | 2008-01-31 |
EP1005089B1 (fr) | 2007-12-19 |
CA2290801C (fr) | 2006-11-14 |
KR20000035704A (ko) | 2000-06-26 |
FR2786655A1 (fr) | 2000-06-02 |
KR100578441B1 (ko) | 2006-05-11 |
CA2290801A1 (fr) | 2000-05-27 |
PT1005089E (pt) | 2008-03-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6278179B1 (en) | Power electronic device | |
US9530707B2 (en) | Semiconductor module | |
JP3084230B2 (ja) | ボール・グリッド・アレイ・パッケージ | |
US3142783A (en) | Electrical circuit system | |
JP2909704B2 (ja) | 誘電体テープから形成されたディスクリートなチップキャリアを有する垂直なicチップ積層体 | |
US7466020B2 (en) | Power module | |
US5038194A (en) | Semiconductor device | |
US6441317B1 (en) | Semiconductor module and inverter device | |
EP3544168B1 (en) | Circuit layout, redistribution board, module and method of fabricating a half-bridge circuit | |
US4518982A (en) | High current package with multi-level leads | |
AU755407B2 (en) | Power electronic componenet including cooling means | |
GB2084796A (en) | Mounting and cooling arrangements for semiconductor devices | |
US20170194296A1 (en) | Semiconductor module | |
US5749413A (en) | Heat exchanger for high power electrical component and package incorporating same | |
JPH11191603A (ja) | 半導体集積回路装置およびその製造方法 | |
JPH09321216A (ja) | 電力用半導体装置 | |
US10199365B2 (en) | Semiconductor module | |
US20100072615A1 (en) | High-Electrical-Current Wafer Level Packaging, High-Electrical-Current WLP Electronic Devices, and Methods of Manufacture Thereof | |
US4589195A (en) | Method of fabricating a high current package with multi-level leads | |
US3519888A (en) | High voltage stack having metallic enclosure | |
EP0076802A1 (en) | High current package with multi-level leads | |
US20220336315A1 (en) | Packaged semiconductor device | |
GB2405994A (en) | Thermo-electric cooler | |
JP2002076261A (ja) | パワー半導体モジュール | |
JPH11186477A (ja) | 電子冷却構造 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: ALSTOM HOLDINGS, FRANCE Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MERMET-GUYENNET, MICHEL;REEL/FRAME:010507/0786 Effective date: 19991210 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FEPP | Fee payment procedure |
Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |
|
AS | Assignment |
Owner name: ALSTOM TRANSPORT SA, FRANCE Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ALSTOM HOLDINGS;REEL/FRAME:035444/0700 Effective date: 20150225 Owner name: ALSTOM TRANSPORT TECHNOLOGIES, FRANCE Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ALSTOM TRANSPORT SA;REEL/FRAME:035455/0513 Effective date: 20150225 |
|
AS | Assignment |
Owner name: ALSTOM TRANSPORT TECHNOLOGIES, FRANCE Free format text: CORRECTIVE ASSIGNMENT TO REMOVE ERRONEOUS FILED PATENT NO. 6250442 PREVIOUSLY RECORDED AT REEL: 035455 FRAME: 0513. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT;ASSIGNOR:ALSTOM TRANSPORT SA;REEL/FRAME:036344/0852 Effective date: 20150225 |
|
AS | Assignment |
Owner name: ALSTOM TRANSPORT TECHNOLOGIES, FRANCE Free format text: CHANGE OF ADDRESS;ASSIGNOR:ALSTOM TRANSPORT TECHNOLOGIES;REEL/FRAME:043382/0290 Effective date: 20150930 |