US5461003A - Multilevel interconnect structure with air gaps formed between metal leads - Google Patents
Multilevel interconnect structure with air gaps formed between metal leads Download PDFInfo
- Publication number
- US5461003A US5461003A US08/250,063 US25006394A US5461003A US 5461003 A US5461003 A US 5461003A US 25006394 A US25006394 A US 25006394A US 5461003 A US5461003 A US 5461003A
- Authority
- US
- United States
- Prior art keywords
- layer
- disposable solid
- porous dielectric
- solid layer
- dielectric layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 229910052751 metal Inorganic materials 0.000 title claims abstract description 79
- 239000002184 metal Substances 0.000 title claims abstract description 79
- 239000007787 solid Substances 0.000 claims abstract description 70
- 238000000034 method Methods 0.000 claims abstract description 30
- 239000004065 semiconductor Substances 0.000 claims abstract description 25
- 239000000758 substrate Substances 0.000 claims abstract description 19
- 238000000151 deposition Methods 0.000 claims description 15
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 claims description 9
- 239000001301 oxygen Substances 0.000 claims description 9
- 229910052760 oxygen Inorganic materials 0.000 claims description 9
- 238000005530 etching Methods 0.000 claims description 8
- 239000002904 solvent Substances 0.000 claims description 7
- 229920000642 polymer Polymers 0.000 claims description 6
- 238000010438 heat treatment Methods 0.000 claims 4
- 239000010410 layer Substances 0.000 description 115
- 239000000463 material Substances 0.000 description 9
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 description 5
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 5
- 229920002120 photoresistant polymer Polymers 0.000 description 5
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 4
- 229910052782 aluminium Inorganic materials 0.000 description 4
- 230000015572 biosynthetic process Effects 0.000 description 4
- 239000004020 conductor Substances 0.000 description 4
- 239000007789 gas Substances 0.000 description 4
- 239000012212 insulator Substances 0.000 description 4
- 230000008569 process Effects 0.000 description 4
- 230000008901 benefit Effects 0.000 description 3
- 238000004519 manufacturing process Methods 0.000 description 3
- 150000004767 nitrides Chemical class 0.000 description 3
- 229910052710 silicon Inorganic materials 0.000 description 3
- CSCPPACGZOOCGX-UHFFFAOYSA-N Acetone Chemical compound CC(C)=O CSCPPACGZOOCGX-UHFFFAOYSA-N 0.000 description 2
- 229910016570 AlCu Inorganic materials 0.000 description 2
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- 239000004809 Teflon Substances 0.000 description 2
- 229920006362 Teflon® Polymers 0.000 description 2
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 2
- 229910045601 alloy Inorganic materials 0.000 description 2
- 239000000956 alloy Substances 0.000 description 2
- YZYDPPZYDIRSJT-UHFFFAOYSA-K boron phosphate Chemical compound [B+3].[O-]P([O-])([O-])=O YZYDPPZYDIRSJT-UHFFFAOYSA-K 0.000 description 2
- 229910000149 boron phosphate Inorganic materials 0.000 description 2
- 239000006227 byproduct Substances 0.000 description 2
- 238000006243 chemical reaction Methods 0.000 description 2
- 239000002131 composite material Substances 0.000 description 2
- 230000008878 coupling Effects 0.000 description 2
- 238000010168 coupling process Methods 0.000 description 2
- 238000005859 coupling reaction Methods 0.000 description 2
- 230000008021 deposition Effects 0.000 description 2
- 239000003989 dielectric material Substances 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 239000011261 inert gas Substances 0.000 description 2
- 238000001465 metallisation Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 229920000052 poly(p-xylylene) Polymers 0.000 description 2
- 239000011148 porous material Substances 0.000 description 2
- 239000005368 silicate glass Substances 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- 239000000377 silicon dioxide Substances 0.000 description 2
- 206010010144 Completed suicide Diseases 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- VVQNEPGJFQJSBK-UHFFFAOYSA-N Methyl methacrylate Chemical compound COC(=O)C(C)=C VVQNEPGJFQJSBK-UHFFFAOYSA-N 0.000 description 1
- CBENFWSGALASAD-UHFFFAOYSA-N Ozone Chemical compound [O-][O+]=O CBENFWSGALASAD-UHFFFAOYSA-N 0.000 description 1
- 239000004952 Polyamide Substances 0.000 description 1
- 239000004642 Polyimide Substances 0.000 description 1
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- 239000004964 aerogel Substances 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 239000000919 ceramic Substances 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 239000007795 chemical reaction product Substances 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 238000000280 densification Methods 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 238000001035 drying Methods 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 239000011229 interlayer Substances 0.000 description 1
- 239000007788 liquid Substances 0.000 description 1
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 1
- 150000001247 metal acetylides Chemical class 0.000 description 1
- 229910052750 molybdenum Inorganic materials 0.000 description 1
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 1
- 229920000620 organic polymer Polymers 0.000 description 1
- 238000002161 passivation Methods 0.000 description 1
- 229920003229 poly(methyl methacrylate) Polymers 0.000 description 1
- 229920002647 polyamide Polymers 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920001721 polyimide Polymers 0.000 description 1
- 239000004926 polymethyl methacrylate Substances 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 235000012239 silicon dioxide Nutrition 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 238000003980 solgel method Methods 0.000 description 1
- 239000011343 solid material Substances 0.000 description 1
- 238000005728 strengthening Methods 0.000 description 1
- 238000000859 sublimation Methods 0.000 description 1
- 230000008022 sublimation Effects 0.000 description 1
- 230000001629 suppression Effects 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
- MAKDTFFYCIMFQP-UHFFFAOYSA-N titanium tungsten Chemical compound [Ti].[W] MAKDTFFYCIMFQP-UHFFFAOYSA-N 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/314—Inorganic layers
- H01L21/316—Inorganic layers composed of oxides or glassy oxides or oxide based glass
- H01L21/31695—Deposition of porous oxides or porous glassy oxides or oxide based porous glass
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02126—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02203—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being porous
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02282—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process liquid deposition, e.g. spin-coating, sol-gel techniques, spray coating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
- H01L21/02299—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer pre-treatment
- H01L21/02304—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer pre-treatment formation of intermediate layers, e.g. buffer layers, layers to improve adhesion, lattice match or diffusion barriers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
- H01L21/02318—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
- H01L21/02337—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment treatment by exposure to a gas or vapour
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
- H01L21/02318—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
- H01L21/02362—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment formation of intermediate layers, e.g. capping layers or diffusion barriers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/7682—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing the dielectric comprising air gaps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/5222—Capacitive arrangements or effects of, or between wiring layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Definitions
- This invention relates generally to the fabrication of semiconductor devices, and more specifically to using air gaps as a low-dielectric constant material between metal leads.
- Semiconductors are widely used in integrated circuits for electronic applications, including radios and televisions. Such integrated circuits typically use multiple transistors fabricated in single crystal silicon. Many integrated circuits now contain multiple levels of metallization for interconnections. The need to integrate more functions onto a chip has caused the semiconductor industry to search for ways to shrink, or scale, the size of individual transistors and other devices commonly integrated on a chip. However, scaling devices to smaller dimensions can create a multitude of undesirable effects. One of these effects is an increase in the capacitive coupling between conductors in a circuit. Therefore, it becomes imperative to reduce the RC time constant within today's multi-level metallization systems.
- the capacitance between conductors is highly dependent on the insulator, or dielectric, used to separate them.
- Conventional semiconductor fabrication commonly employs silicon dioxide as a dielectric, which has a dielectric constant of about 3.9.
- the lowest possible, or ideal, dielectric constant is 1.0, which is the dielectric constant of a vacuum, whereas air has a dielectric constant of less than 1.001.
- a semiconductor device and method is disclosed herein that forms air gaps between metal leads to provide a composite low-dielectric constant of, e.g., about 1.25 between leads which will substantially reduce the capacitive coupling between conductors in a circuit.
- the present invention includes a method for forming air gaps between metal leads of a semiconductor device and semiconductor device structure for same.
- a metal layer is deposited on a substrate. The metal layer is etched to form metal leads.
- a disposable solid layer is deposited between the metal leads.
- a porous dielectric layer is deposited over the disposable solid layer and the metal leads. The disposable solid layer is removed through the porous dielectric layer to form air gaps between the metal leads beneath the porous dielectric layer.
- a metal layer is deposited on a substrate, and a first oxide layer is deposited on the metal layer.
- the first oxide layer and the metal layer are etched to form etched oxide and metal leads, leaving portions of the substrate exposed.
- a disposable solid layer is deposited on the etched oxide, metal leads and exposed portions of the substrate.
- a top portion of the disposable solid layer is removed to lower the disposable solid layer from at least the tops of the etched oxide.
- a porous dielectric layer is deposited on the disposable solid layer and at least the tops of the etched oxide. The disposable solid layer is removed through the porous dielectric layer to form air gaps between the metal leads and portions of the etched oxide beneath the porous dielectric layer.
- An advantage of the invention includes a novel method of forming air gaps between metal leads.
- the air gaps have a low-dielectric constant and result in reduced sidewall capacitance of the metal leads.
- a further advantage of another preferred embodiment is increasing the process margin by having a relatively thick second oxide layer on top of the metal leads, which allows for a thicker formation of the disposable solid layer. Also, an air gap may be formed near the tops and top comers of the metal leads, to reduce fringing capacitance between leads.
- FIGS. 1A-1F show cross-sections of a portion of a semiconductor device, illustrating several steps in the application of a first embodiment of the invention to a typical device;
- FIG. 2 shows a second embodiment of the invention
- FIG. 3 is a flow chart describing the steps of the invention.
- FIGS. 4A and 4B show cross-sections of third and fourth embodiments of the present invention, with the added feature of a passivating layer deposited over the metal leads;
- FIGS. 5A-5D show cross-sections of a portion of a semiconductor device, illustrating several steps in the application of a fifth embodiment of the invention to a typical device.
- FIGS. 6A and 6B show cross-sections of a sixth embodiment of the present invention, with the added feature of a passivating layer deposited over the metal leads, etched portion of second oxide layer, and first oxide layer.
- FIG. 1A shows a cross-sectional view of a semiconductor wafer upon which a first preferred embodiment of the present invention will be performed.
- the semiconductor wafer 10 has a substrate 12 which may, for example, contain transistors, diodes, and other semiconductor elements (not shown) as are well known in the art.
- the substrate 12 may also contain metal interconnect layers.
- First oxide layer 14 has been deposited over the substrate 12 and comprises TEOS (tetraethosiloxane).
- First oxide layer 14 could also comprise PETEOS (plasma-enhanced tetraethosiloxane), BPSG (boron phosphate silicate glass) or other dielectric materials.
- a metal interconnect layer has been deposited over first oxide layer 14.
- the metal interconnect layer preferably comprises aluminum, but may, for example, comprise a titanium-tungsten/aluminum bilayer or other metal.
- the metal interconnect layer has been etched in a predetermined pattern to form etch lines, or metal leads 16.
- FIG. 1B shows the wafer 10 after a disposable solid layer 18 has been deposited over metal leads 16 and first oxide layer 14.
- Disposable solid layer 18 is generally a polymer, preferably photoresist, but could also be other polymers such as polyimide, parylene, Teflon, or BCB.
- the top of disposable solid layer is then removed (e.g. etched back) to expose at least the tops of the metal leads 16, as shown in FIG. 1C.
- Porous dielectric layer 20 is deposited on disposable solid layer 18 and at least tops of metal leads 16, as shown in FIG. 1D.
- Porous dielectric layer 20 is preferably comprised of a silica-based xerogel with a 10-50% porosity, although other materials with pores large enough for the molecules of the disposable solid layer 18 to move through may also be used. It is also preferable for the material used in disposable solid layer 18 to decompose in oxygen (this can be e.g. air or some other oxygen-containing atmosphere, or including an oxygen plasma or ozone).
- oxygen this can be e.g. air or some other oxygen-containing atmosphere, or including an oxygen plasma or ozone.
- the porous dielectric layer 20 may be planarized. Then the disposable solid layer 18 is removed through the porous dielectric layer 20 to form air gaps 22 as shown in FIG. 1E.
- the removal of the disposable solid layer 18 is preferably accomplished by exposing the wafer to oxygen or oxygen-plasma at a high temperature (typically >100° C.), to vaporize, or bum off the photoresist.
- the oxygen moves through the porous dielectric layer 20 to reach the disposable solid layer 18 and react with solid layer 18 and convert it to a gas that moves back out of porous dielectric layer 20.
- the photoresist reacts with the oxygen to form gaseous byproducts, including either CO 2 or CO.
- the photoresist vaporizes (the reaction products of the solid form a gas).
- non-porous dielectric layer 24 is deposited on top of the porous dielectric layer 20 as shown in FIG. 1F.
- the non-porous dielectric layer is preferably a CVD oxide, which seals the porous dielectric layer 20 from moisture, provides improved structural support and thermal conductivity, and passivates the porous dielectric layer 20. Subsequent processing steps may then performed (not shown), e.g. planarization of non-porous dielectric layer 24, or further deposition and etching of semiconductor, insulative and metallic layers.
- FIG. 2 A second embodiment is shown in FIG. 2.
- the metal leads 16 have been formed directly on the substrate 12, and the subsequent steps of the invention as described for the first embodiment are then performed.
- the substrate 12 may comprise an insulator.
- FIG. 3 A flow chart for the first and second embodiments shown in FIGS. 1 and 2 is shown in FIG. 3.
- FIG. 4A shows a third embodiment of the present invention in which a (for example, conformal) passivating layer 26 passivates both exposed surfaces of first oxide layer 14 and prevents interlead leakage.
- a fourth embodiment involves exposing the metal leads to a gas to react and form a passivating layer only around metal leads 16.
- FIG. 5A shows a cross-sectional view of a semiconductor wafer upon which this embodiment of the present invention will be performed.
- First oxide layer 14 has been deposited over the substrate 12 of semiconductor wafer 10.
- a metal interconnect layer has been deposited over first oxide layer 14, and a second oxide layer has been deposited over the metal interconnect layer.
- the thickness of this second oxide layer is preferably about 50-100% the height of the metal interconnect layer.
- the second oxide layer and the metal interconnect layer are etched (generally in separate etch steps) in a predetermined pattern to form etch lines, or metal leads 16 with etched portions 28 of second oxide layer remaining on top of metal leads 16.
- a disposable solid layer 18 is deposited over etched portions 28 of second oxide layer and metal leads 16.
- the disposable solid layer 18 is then removed (e.g. etched back) to expose at least the tops of the etched portions 28 of second oxide layer, as shown in FIG. 5B.
- 70-90% (but also suitably, 60-100%) of the etched portion 28 of second oxide layer remains covered with disposable solid layer 18 after the etch-back step.
- Porous dielectric layer 20 is deposited on disposable solid layer 18 and at least tops of etched portion 28 of second oxide layer, as shown in FIG. 5C.
- the porous dielectric layer 20 may be planarized, and then the disposable solid layer 18 may be removed through the porous dielectric layer 20 (as described in the first embodiment) to form air gaps 22.
- non-porous dielectric layer 24 may be deposited on top of the porous dielectric layer 20 as shown in FIG. 5D. Subsequent processing steps may then be performed (not shown), e.g. planarization of non-porous dielectric layer 24, or further deposition and etching of semiconductor, insulative and metallic layers.
- the sixth embodiment includes the fifth embodiment with a passivation layer 26 applied over etched portions 28 of second oxide layer, metal leads 16, and first oxide layer 14 (FIGS. 6A and 6B), as described for the third embodiment (the metal leads 16 may alternately or also be treated as in FIG. 4B).
- Another method of removing the disposable solid layer 18 may involve introducing a solvent to the wafer, such as acetone.
- the wafer can be agitated to facilitate movement of the solvent through the porous dielectric layer 20 to reach the disposable solid layer 18.
- the solvent dissolves the polymer 18 and then a vacuum may be utilized to remove the gaseous by-products of the dissolved disposable solid layer 18 through the porous dielectric layer 20.
- the present invention offers a novel method of forming air gaps between metal leads which is beneficial to semiconductors requiring low-dielectric constant materials.
- the air gaps have a low-dielectric constant and result in reduced sidewall capacitance of the metal leads.
- the fifth embodiment described has the further advantage of increasing the process margin by having a second oxide layer on top of the metal leads, which allows for a thicker formation of the disposable solid layer.
- an air gap may be formed near the tops and top comers of the metal leads, to reduce fringing capacitance from lead to lead.
- xerogel-type formation of the porous layer is preferred.
- a solution, containing a glass-former such as TEOS is spun on, gelled (typically by a pH change), aged, and dried to form a dense (10-50% porosity) open-pored, solid.
- a dense (10-50% porosity) open-pored, solid is spun on, gelled (typically by a pH change), aged, and dried to form a dense (10-50% porosity) open-pored, solid.
- Such processing involves significant permanent shrinkage (densification) during drying.
- Aerogel-type processing can also be used, which avoids any significant permanent shrinkage and can provide higher porosity (e.g. up to 95% porosity).
- aerogel-type porosity can provide lower interlayer capacitance, the denser layers are better structurally, and are preferred.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
A method for forming air gaps 22 between metal leads 16 of a semiconductor device and semiconductor device for same. A metal layer is deposited on a substrate 12. The metal layer is etched to form metal leads 16. A disposable solid layer 18 is deposited between the metal leads 16. A porous dielectric layer 20 is deposited on the disposable solid layer 18 and the tops of the leads 16, and the disposable solid layer 18 is removed through the porous dielectric layer 20, to form air gaps 22 between the metal leads 16 beneath the porous dielectric layer 20. The air gaps have a low-dielectric constant and result in reduced sidewall capacitance of the metal leads.
Description
__________________________________________________________________________ TI Case Serial No Filing Date Inventor Title __________________________________________________________________________ TI-18509 08/137,658 10/15/93 Jeng Planarized Structure for Line-to-Line Capacitance Reduction TI-18867 08/201,679 2/25/94 Jeng et al Selective Filling Narrow Gaps with Low-dielectric-constant materials TI-18929 08/202,057 2/25/94 Jeng Planarized Multilevel Interconnect Scheme with Embedded Low- Dielectric-Constant Insulators TI-19068 08/234,443 4/28/94 Cho Low Dielectric Constant Insulation in VLSI applications TI-19071 08/234,099 4/27/94 Havemann Via Formation in Polymeric Materials TI-18941 08/247,195 5/20/94 Gnade et al A Low Dielectric Constant Material for Electronics Applications TI-19072 08/146,432 5/20/94 Havemann et al Interconnect Structure with an Integrated Low Density Dielectric __________________________________________________________________________
The following U.S. patent applications filed on May 27, 1994 concurrently herewith the patent application for the present invention, are also incorporated herein by reference:
______________________________________ TI Case Serial No Inventor Title ______________________________________ TI-19073 08/250,192 Tigelaar et al Suppression of Interlead Leakage when using Airgap dielectric TI-19154 08/250,062 Tsu Reliability Enhancement of Aluminum interconnects by Reacting Aluminum Leads with a Strengthen- ing Gas TI-19253 08/250,142 Havemann Two-step Metal Etch Process for Selective Gap Fill of Submicron Interconnects and Structure for Same TI-19179 08/250,747 Gnade et al Low Dielectric Constant Layers via Immiscible Solgel Processing ______________________________________
This invention relates generally to the fabrication of semiconductor devices, and more specifically to using air gaps as a low-dielectric constant material between metal leads.
Semiconductors are widely used in integrated circuits for electronic applications, including radios and televisions. Such integrated circuits typically use multiple transistors fabricated in single crystal silicon. Many integrated circuits now contain multiple levels of metallization for interconnections. The need to integrate more functions onto a chip has caused the semiconductor industry to search for ways to shrink, or scale, the size of individual transistors and other devices commonly integrated on a chip. However, scaling devices to smaller dimensions can create a multitude of undesirable effects. One of these effects is an increase in the capacitive coupling between conductors in a circuit. Therefore, it becomes imperative to reduce the RC time constant within today's multi-level metallization systems.
The capacitance between conductors is highly dependent on the insulator, or dielectric, used to separate them. Conventional semiconductor fabrication commonly employs silicon dioxide as a dielectric, which has a dielectric constant of about 3.9. The lowest possible, or ideal, dielectric constant is 1.0, which is the dielectric constant of a vacuum, whereas air has a dielectric constant of less than 1.001.
A semiconductor device and method is disclosed herein that forms air gaps between metal leads to provide a composite low-dielectric constant of, e.g., about 1.25 between leads which will substantially reduce the capacitive coupling between conductors in a circuit.
The present invention includes a method for forming air gaps between metal leads of a semiconductor device and semiconductor device structure for same. A metal layer is deposited on a substrate. The metal layer is etched to form metal leads. A disposable solid layer is deposited between the metal leads. A porous dielectric layer is deposited over the disposable solid layer and the metal leads. The disposable solid layer is removed through the porous dielectric layer to form air gaps between the metal leads beneath the porous dielectric layer.
In another preferred embodiment, a metal layer is deposited on a substrate, and a first oxide layer is deposited on the metal layer. The first oxide layer and the metal layer are etched to form etched oxide and metal leads, leaving portions of the substrate exposed. A disposable solid layer is deposited on the etched oxide, metal leads and exposed portions of the substrate. A top portion of the disposable solid layer is removed to lower the disposable solid layer from at least the tops of the etched oxide. A porous dielectric layer is deposited on the disposable solid layer and at least the tops of the etched oxide. The disposable solid layer is removed through the porous dielectric layer to form air gaps between the metal leads and portions of the etched oxide beneath the porous dielectric layer.
An advantage of the invention includes a novel method of forming air gaps between metal leads. The air gaps have a low-dielectric constant and result in reduced sidewall capacitance of the metal leads.
A further advantage of another preferred embodiment is increasing the process margin by having a relatively thick second oxide layer on top of the metal leads, which allows for a thicker formation of the disposable solid layer. Also, an air gap may be formed near the tops and top comers of the metal leads, to reduce fringing capacitance between leads.
In the drawings, which form an integral part of the specification and are to be read in conjunction therewith, and in which like numerals and symbols are employed to designate similar components in various views unless otherwise indicated:
FIGS. 1A-1F, show cross-sections of a portion of a semiconductor device, illustrating several steps in the application of a first embodiment of the invention to a typical device;
FIG. 2 shows a second embodiment of the invention;
FIG. 3 is a flow chart describing the steps of the invention;
FIGS. 4A and 4B show cross-sections of third and fourth embodiments of the present invention, with the added feature of a passivating layer deposited over the metal leads;
FIGS. 5A-5D show cross-sections of a portion of a semiconductor device, illustrating several steps in the application of a fifth embodiment of the invention to a typical device; and
FIGS. 6A and 6B show cross-sections of a sixth embodiment of the present invention, with the added feature of a passivating layer deposited over the metal leads, etched portion of second oxide layer, and first oxide layer.
The making and use of the presently preferred embodiments are discussed below in detail. However, it should be appreciated that the present invention provides many applicable inventive concepts which can be embodied in a wide variety of specific contexts. The specific embodiments discussed are merely illustrative of specific ways to make and use the invention, and do not delimit the scope of the invention.
The following is a description of several preferred embodiments and alternative embodiments, including schematic representations and manufacturing methods. Corresponding numerals and symbols in the different figures refer to corresponding parts unless otherwise indicated. Table 1 below provides an overview of the elements of the embodiments and the drawings.
TABLE 1 __________________________________________________________________________ Preferred or Drawing Specific Generic Other Alternate Examples or Element Examples Term Descriptions __________________________________________________________________________ 10 Semi- Semiconductor Hybrid semiconductor conductor device wafer 12 Silicon Substrate May be other metal interconnect layers or semiconductor elements, (e.g. transistors, diodes); Compound semiconductors (e.g. GaAs, InP, Si/Ge, SiC); insulators, ceramics, etc . . . 14 SiO.sub.2 First oxide TEOS (Tetraethoxysilane), PETEOS layer (Plasma-enhanced TEOS), BPSG (boron phosphate silicate glass), other dielectric materials. 16 Aluminum Metal leads Trilayer of TiN/AlCu/TiN; Alloys of AI, Cu, Mo, W, Ti, Si; Polysilicon, suicides, nitrides, carbides; AlCu alloy with Ti or TiN underlayers; Metal interconnect layer. 18 Photoresist Disposable Polymers such as polyamide, parylene or, Solid Layer Teflon; electronresist; solid organics or inorganics; BCB (bisbenzocyclobutene); PMMA (soly-[methyl methacrylate]). 20 Silicon Porous Aerogels; dioxide-based dielectric layer Spin-on materials with pores large enough xerogel for CO.sub. 2 gas or liquids to move through. 22 Air gaps "Air", as used herein, may include voids, inert gases or vacuum. 24 PETEOS Non-porous SOG, Si.sub.3 N.sub.4 (silicon nitride)dielectric layer 26 Passivating Oxide or nitride layer (e.g. conformal); layer SiO.sub.2 deposited by plasma at low temperature; SACVD or LPCVD oxide layer, plasma-enhanced nitride layer. 28 SiO.sub.2 Etched portions CVD oxide layer of second oxide layer __________________________________________________________________________
FIG. 1A shows a cross-sectional view of a semiconductor wafer upon which a first preferred embodiment of the present invention will be performed. The semiconductor wafer 10 has a substrate 12 which may, for example, contain transistors, diodes, and other semiconductor elements (not shown) as are well known in the art. The substrate 12 may also contain metal interconnect layers. First oxide layer 14 has been deposited over the substrate 12 and comprises TEOS (tetraethosiloxane). First oxide layer 14 could also comprise PETEOS (plasma-enhanced tetraethosiloxane), BPSG (boron phosphate silicate glass) or other dielectric materials. A metal interconnect layer has been deposited over first oxide layer 14. The metal interconnect layer preferably comprises aluminum, but may, for example, comprise a titanium-tungsten/aluminum bilayer or other metal. The metal interconnect layer has been etched in a predetermined pattern to form etch lines, or metal leads 16.
FIG. 1B shows the wafer 10 after a disposable solid layer 18 has been deposited over metal leads 16 and first oxide layer 14. Disposable solid layer 18 is generally a polymer, preferably photoresist, but could also be other polymers such as polyimide, parylene, Teflon, or BCB. The top of disposable solid layer is then removed (e.g. etched back) to expose at least the tops of the metal leads 16, as shown in FIG. 1C. Porous dielectric layer 20 is deposited on disposable solid layer 18 and at least tops of metal leads 16, as shown in FIG. 1D. Porous dielectric layer 20 is preferably comprised of a silica-based xerogel with a 10-50% porosity, although other materials with pores large enough for the molecules of the disposable solid layer 18 to move through may also be used. It is also preferable for the material used in disposable solid layer 18 to decompose in oxygen (this can be e.g. air or some other oxygen-containing atmosphere, or including an oxygen plasma or ozone).
The porous dielectric layer 20 may be planarized. Then the disposable solid layer 18 is removed through the porous dielectric layer 20 to form air gaps 22 as shown in FIG. 1E. The removal of the disposable solid layer 18 is preferably accomplished by exposing the wafer to oxygen or oxygen-plasma at a high temperature (typically >100° C.), to vaporize, or bum off the photoresist. The oxygen moves through the porous dielectric layer 20 to reach the disposable solid layer 18 and react with solid layer 18 and convert it to a gas that moves back out of porous dielectric layer 20. In the preferred embodiment, the photoresist reacts with the oxygen to form gaseous byproducts, including either CO2 or CO. The photoresist vaporizes (the reaction products of the solid form a gas). The high temperature speeds up the reaction; and the presence of oxygen lowers the reaction temperature. If a pure polymer is used, all of the disposable solid layer 18 will be removed, leaving only air gaps 22. The "air" gaps may also be comprised of inert gases or a vacuum. The air gaps 22 provide an excellent low-dielectric constant material, with a composite dielectric constant of e.g. about 1.25. Finally, non-porous dielectric layer 24 is deposited on top of the porous dielectric layer 20 as shown in FIG. 1F. The non-porous dielectric layer is preferably a CVD oxide, which seals the porous dielectric layer 20 from moisture, provides improved structural support and thermal conductivity, and passivates the porous dielectric layer 20. Subsequent processing steps may then performed (not shown), e.g. planarization of non-porous dielectric layer 24, or further deposition and etching of semiconductor, insulative and metallic layers.
A second embodiment is shown in FIG. 2. The metal leads 16 have been formed directly on the substrate 12, and the subsequent steps of the invention as described for the first embodiment are then performed. In this embodiment, the substrate 12 may comprise an insulator. A flow chart for the first and second embodiments shown in FIGS. 1 and 2 is shown in FIG. 3.
Since an organic polymer is preferably not bound to first oxide layer 14 surface or to portions of the sidewall of metal leads 16, the surfaces will not be passivated and can provide active surfaces which can act as a path for leakage current. FIG. 4A shows a third embodiment of the present invention in which a (for example, conformal) passivating layer 26 passivates both exposed surfaces of first oxide layer 14 and prevents interlead leakage. A fourth embodiment (FIG. 4B) involves exposing the metal leads to a gas to react and form a passivating layer only around metal leads 16.
A fifth preferred embodiment of the invention is shown in FIGS. 5A-5D. FIG. 5A shows a cross-sectional view of a semiconductor wafer upon which this embodiment of the present invention will be performed. First oxide layer 14 has been deposited over the substrate 12 of semiconductor wafer 10. A metal interconnect layer has been deposited over first oxide layer 14, and a second oxide layer has been deposited over the metal interconnect layer. The thickness of this second oxide layer is preferably about 50-100% the height of the metal interconnect layer. The second oxide layer and the metal interconnect layer are etched (generally in separate etch steps) in a predetermined pattern to form etch lines, or metal leads 16 with etched portions 28 of second oxide layer remaining on top of metal leads 16.
A disposable solid layer 18 is deposited over etched portions 28 of second oxide layer and metal leads 16. The disposable solid layer 18 is then removed (e.g. etched back) to expose at least the tops of the etched portions 28 of second oxide layer, as shown in FIG. 5B. Preferably, 70-90% (but also suitably, 60-100%) of the etched portion 28 of second oxide layer remains covered with disposable solid layer 18 after the etch-back step. Porous dielectric layer 20 is deposited on disposable solid layer 18 and at least tops of etched portion 28 of second oxide layer, as shown in FIG. 5C. The porous dielectric layer 20 may be planarized, and then the disposable solid layer 18 may be removed through the porous dielectric layer 20 (as described in the first embodiment) to form air gaps 22. Finally, non-porous dielectric layer 24 may be deposited on top of the porous dielectric layer 20 as shown in FIG. 5D. Subsequent processing steps may then be performed (not shown), e.g. planarization of non-porous dielectric layer 24, or further deposition and etching of semiconductor, insulative and metallic layers.
The sixth embodiment includes the fifth embodiment with a passivation layer 26 applied over etched portions 28 of second oxide layer, metal leads 16, and first oxide layer 14 (FIGS. 6A and 6B), as described for the third embodiment (the metal leads 16 may alternately or also be treated as in FIG. 4B).
Another method of removing the disposable solid layer 18 may involve introducing a solvent to the wafer, such as acetone. The wafer can be agitated to facilitate movement of the solvent through the porous dielectric layer 20 to reach the disposable solid layer 18. The solvent dissolves the polymer 18 and then a vacuum may be utilized to remove the gaseous by-products of the dissolved disposable solid layer 18 through the porous dielectric layer 20.
The present invention offers a novel method of forming air gaps between metal leads which is beneficial to semiconductors requiring low-dielectric constant materials. The air gaps have a low-dielectric constant and result in reduced sidewall capacitance of the metal leads. The fifth embodiment described has the further advantage of increasing the process margin by having a second oxide layer on top of the metal leads, which allows for a thicker formation of the disposable solid layer. Also, an air gap may be formed near the tops and top comers of the metal leads, to reduce fringing capacitance from lead to lead.
Generally xerogel-type formation of the porous layer is preferred. In this process, a solution, containing a glass-former such as TEOS, is spun on, gelled (typically by a pH change), aged, and dried to form a dense (10-50% porosity) open-pored, solid. Such processing involves significant permanent shrinkage (densification) during drying. Aerogel-type processing can also be used, which avoids any significant permanent shrinkage and can provide higher porosity (e.g. up to 95% porosity). Although aerogel-type porosity can provide lower interlayer capacitance, the denser layers are better structurally, and are preferred.
While the invention has been described with reference to illustrative embodiments, this description is not intended to be construed in a limiting sense. Various modifications and combinations of the illustrative embodiments, as well as other embodiments of the invention, will be apparent to persons skilled in the art upon reference to the description. Although not preferred, disposable solid material may be removed by sublimation through the porous layer. It is therefore intended that the appended claims encompass any such modifications or embodiments.
Claims (20)
1. A method for forming air gaps between metal leads of a semiconductor device, comprising the steps of:
depositing a metal layer on a substrate;
etching said metal layer in a pattern to form metal leads, said metal leads having tops;
depositing a disposable solid layer between said metal leads;
depositing a porous dielectric layer over said disposable solid layer and said metal leads; and
removing said disposable solid layer through said porous dielectric layer to form air gaps between said metal leads beneath said porous dielectric layer.
2. The method of claim 1 further comprising the step of depositing a non-porous dielectric layer on said porous dielectric layer, after said removing said disposable solid layer step.
3. The method of claim 1 wherein portions of said substrate remain exposed, after said step of etching said metal layer.
4. The method of claim 3 wherein said disposable solid layer is also deposited on said exposed portions of said substrate, during said depositing a disposable solid layer step.
5. The method of claim 1 further comprising the step of removing a top portion of said disposable solid layer to lower said disposable solid layer from at least the tops of said leads, after said depositing a disposable solid layer step.
6. The method of claim 1 further comprising the step of forming a passivating layer on at least said metal leads, after said step of etching said metal layer in a pattern to form metal leads.
7. The method of claim 6 wherein said passivating layer comprises an oxide.
8. The method of claim 1 further comprising the steps of depositing an oxide layer, and etching said oxide layer in a pattern, after said step of depositing a metal layer on a substrate.
9. The method of claim 1 wherein said disposable solid layer is a polymer and said removing said disposable solid layer through said porous dielectric layer step comprises heating said wafer in oxygen to vaporize said disposable solid layer.
10. The method of claim 1 wherein said wherein said removing said disposable solid layer through said porous dielectric layer step comprises:
introducing a solvent to said wafer to dissolve said disposable solid layer, wherein said solvent passes through said porous dielectric layer; and then
removing said dissolved disposable solid layer through said porous dielectric layer.
11. The method of claim 7 wherein said removing said dissolved disposable solid layer through said porous dielectric layer step comprises heating said wafer to vaporize said dissolved disposable solid layer.
12. The method of claim 7 wherein said removing said dissolved disposable solid layer through said porous dielectric layer step comprises applying a vacuum to said wafer to remove said dissolved disposable solid layer.
13. A method for forming air gaps between metal leads of a semiconductor device, comprising the steps of:
depositing a metal layer on a substrate;
depositing a first oxide layer on said metal layer;
etching said first oxide layer and said metal layer in a pattern to form etched oxide and metal leads, said etched oxide having tops, wherein portions of said substrate remain exposed;
depositing a disposable solid layer on said etched oxide, said metal leads and said exposed portions of substrate;
removing a top portion of said disposable solid layer to lower said disposable solid layer from at least the tops of said etched oxide;
depositing a porous dielectric layer on said disposable solid layer and at least said tops of said etched oxide; and
removing said disposable solid layer through said porous dielectric layer, to form air gaps between said metal leads and portions of said etched oxide beneath said porous dielectric layer.
14. The method of claim 13 further comprising the step of depositing a non-porous dielectric layer on said porous dielectric layer, after said removing said disposable solid layer step.
15. The method of claim 13 further comprising the step of forming a passivating layer on at least said metal leads, after said etching step.
16. The method of claim 15 wherein said passivating layer comprises an oxide.
17. The method of claim 13 wherein said removing said disposable solid layer through said porous dielectric layer step comprises heating said wafer in an oxygen-containing atmosphere to vaporize said disposable solid layer.
18. The method of claim 13 wherein said removing said disposable solid layer through said porous dielectric layer step comprises:
introducing a solvent to said wafer to dissolve said disposable solid layer, wherein said solvent passes through said porous dielectric layer; and then
removing said dissolved disposable solid layer through said porous dielectric layer.
19. The method of claim 18 wherein said removing said dissolved disposable solid layer through said porous dielectric layer step comprises heating said wafer to vaporize said dissolved disposable solid layer.
20. The method of claim 18 wherein said removing said dissolved disposable solid layer through said porous dielectric layer step comprises applying a vacuum to said wafer to remove said dissolved disposable solid layer.
Priority Applications (8)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/250,063 US5461003A (en) | 1994-05-27 | 1994-05-27 | Multilevel interconnect structure with air gaps formed between metal leads |
KR1019950013396A KR100378614B1 (en) | 1994-05-27 | 1995-05-26 | Multilevel interconnect structure with air gaps formed between metal leads |
DE69513330T DE69513330T2 (en) | 1994-05-27 | 1995-05-26 | Improvements in semiconductor device manufacturing |
JP12848895A JP3703166B2 (en) | 1994-05-27 | 1995-05-26 | Method for forming a gap between metal wires of a semiconductor device |
EP95303615A EP0685885B1 (en) | 1994-05-27 | 1995-05-26 | Improvements in or relating to the fabrication of semiconductor devices |
TW084109291A TW317019B (en) | 1994-05-27 | 1995-09-06 | |
US08/631,437 US5668398A (en) | 1994-05-27 | 1996-04-12 | Multilevel interconnect structure with air gaps formed between metal leads |
US08/811,021 US5936295A (en) | 1994-05-27 | 1997-03-04 | Multilevel interconnect structure with air gaps formed between metal leads |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/250,063 US5461003A (en) | 1994-05-27 | 1994-05-27 | Multilevel interconnect structure with air gaps formed between metal leads |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US42881495A Division | 1994-05-27 | 1995-04-24 |
Publications (1)
Publication Number | Publication Date |
---|---|
US5461003A true US5461003A (en) | 1995-10-24 |
Family
ID=22946169
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/250,063 Expired - Lifetime US5461003A (en) | 1994-05-27 | 1994-05-27 | Multilevel interconnect structure with air gaps formed between metal leads |
US08/631,437 Expired - Lifetime US5668398A (en) | 1994-05-27 | 1996-04-12 | Multilevel interconnect structure with air gaps formed between metal leads |
US08/811,021 Expired - Lifetime US5936295A (en) | 1994-05-27 | 1997-03-04 | Multilevel interconnect structure with air gaps formed between metal leads |
Family Applications After (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/631,437 Expired - Lifetime US5668398A (en) | 1994-05-27 | 1996-04-12 | Multilevel interconnect structure with air gaps formed between metal leads |
US08/811,021 Expired - Lifetime US5936295A (en) | 1994-05-27 | 1997-03-04 | Multilevel interconnect structure with air gaps formed between metal leads |
Country Status (6)
Country | Link |
---|---|
US (3) | US5461003A (en) |
EP (1) | EP0685885B1 (en) |
JP (1) | JP3703166B2 (en) |
KR (1) | KR100378614B1 (en) |
DE (1) | DE69513330T2 (en) |
TW (1) | TW317019B (en) |
Cited By (193)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5627082A (en) * | 1995-03-29 | 1997-05-06 | Texas Instruments Incorporated | High thermal resistance backfill material for hybrid UFPA's |
US5641712A (en) * | 1995-08-07 | 1997-06-24 | Motorola, Inc. | Method and structure for reducing capacitance between interconnect lines |
JPH09172068A (en) * | 1995-12-18 | 1997-06-30 | Nec Corp | Method for manufacturing semiconductor device |
US5658832A (en) * | 1994-10-17 | 1997-08-19 | Regents Of The University Of California | Method of forming a spacer for field emission flat panel displays |
US5670828A (en) * | 1995-02-21 | 1997-09-23 | Advanced Micro Devices, Inc. | Tunneling technology for reducing intra-conductive layer capacitance |
US5677241A (en) * | 1995-12-27 | 1997-10-14 | Micron Technology, Inc. | Integrated circuitry having a pair of adjacent conductive lines and method of forming |
US5679608A (en) * | 1994-12-21 | 1997-10-21 | Advanced Micro Devices, Inc. | Processing techniques for achieving production-worthy, low dielectric, low dielectric, low interconnect resistance and high performance IC |
WO1997039484A1 (en) * | 1996-04-12 | 1997-10-23 | W.L. Gore & Associates, Inc. | Method of fabricating an interconnect structure comprising lamination of a porous dielectric membrane |
US5750415A (en) * | 1994-05-27 | 1998-05-12 | Texas Instruments Incorporated | Low dielectric constant layers via immiscible sol-gel processing |
WO1998032169A1 (en) * | 1997-01-21 | 1998-07-23 | The B.F. Goodrich Company | Fabrication of a semiconductor device with air gaps for ultra-low capacitance interconnections |
US5811352A (en) * | 1994-05-31 | 1998-09-22 | Texas Instruments Incorporated | Method of making reliable metal leads in high speed LSI semiconductors using dummy leads |
US5814558A (en) * | 1994-08-31 | 1998-09-29 | Texas Instruments Incorporated | Interconnect capacitance between metal leads |
US5818111A (en) * | 1997-03-21 | 1998-10-06 | Texas Instruments Incorporated | Low capacitance interconnect structures in integrated circuits using a stack of low dielectric materials |
US5883219A (en) * | 1997-05-29 | 1999-03-16 | International Business Machines Corporation | Integrated circuit device and process for its manufacture |
GB2330001A (en) * | 1997-10-06 | 1999-04-07 | United Microelectronics Corp | Multilevel interconnect with air dielectric |
US5895263A (en) * | 1996-12-19 | 1999-04-20 | International Business Machines Corporation | Process for manufacture of integrated circuit device |
NL1007464C2 (en) * | 1997-11-06 | 1999-05-07 | United Microelectronics Corp | Multilevel interconnect structure for high density integrated circuit devices, integrated circuit memories |
US5936295A (en) * | 1994-05-27 | 1999-08-10 | Texas Instruments Incorporated | Multilevel interconnect structure with air gaps formed between metal leads |
US5994776A (en) * | 1996-01-11 | 1999-11-30 | Advanced Micro Devices, Inc. | Interlevel dielectric with multiple air gaps between conductive lines of an integrated circuit |
EP0972226A1 (en) * | 1997-04-04 | 2000-01-19 | Georgia Tech Research | System and method for efficient manufacturing of liquid crystal displays |
US6017814A (en) * | 1996-03-13 | 2000-01-25 | International Business Machines Corporation | Structure and fabrication method for stackable, air-gap-containing low epsilon dielectric layers |
US6022802A (en) * | 1999-03-18 | 2000-02-08 | Taiwan Semiconductor Manufacturing Company | Low dielectric constant intermetal dielectric (IMD) by formation of air gap between metal lines |
US6025260A (en) * | 1998-02-05 | 2000-02-15 | Integrated Device Technology, Inc. | Method for fabricating air gap with borderless contact |
US6033996A (en) * | 1997-11-13 | 2000-03-07 | International Business Machines Corporation | Process for removing etching residues, etching mask and silicon nitride and/or silicon dioxide |
FR2784230A1 (en) * | 1998-10-05 | 2000-04-07 | St Microelectronics Sa | Air insulation formation between IC metallization level conductors, to produce intra- and inter-metal insulation comprises depositing and eliminating polycrystalline germanium to form air-filled interconnection spaces |
US6054769A (en) * | 1997-01-17 | 2000-04-25 | Texas Instruments Incorporated | Low capacitance interconnect structures in integrated circuits having an adhesion and protective overlayer for low dielectric materials |
US6057202A (en) * | 1998-01-16 | 2000-05-02 | Windbond Electronics Corp. | Method for manufacturing an inductor with resonant frequency and Q value increased in semiconductor process |
US6066267A (en) * | 1997-09-18 | 2000-05-23 | International Business Machines Corporation | Etching of silicon nitride |
US6071805A (en) * | 1999-01-25 | 2000-06-06 | Chartered Semiconductor Manufacturing, Ltd. | Air gap formation for high speed IC processing |
EP1014440A2 (en) * | 1998-12-21 | 2000-06-28 | Chartered Semiconductor Manufacturing Pte Ltd. | Area array air gap structure for intermetal dielectric application |
US6093636A (en) * | 1998-07-08 | 2000-07-25 | International Business Machines Corporation | Process for manufacture of integrated circuit device using a matrix comprising porous high temperature thermosets |
US6117796A (en) * | 1998-08-13 | 2000-09-12 | International Business Machines Corporation | Removal of silicon oxide |
US6121131A (en) * | 1999-08-31 | 2000-09-19 | Micron Technology, Inc. | Method for forming conductive structures |
US6130151A (en) * | 1999-05-07 | 2000-10-10 | Taiwan Semiconductor Manufacturing Company | Method of manufacturing air gap in multilevel interconnection |
WO2000060652A1 (en) * | 1999-03-30 | 2000-10-12 | Citizen Watch Co., Ltd. | Method for fabricating thin-film substrate and thin-film substrate fabricated by the method |
US6136687A (en) * | 1997-11-26 | 2000-10-24 | Integrated Device Technology, Inc. | Method of forming air gaps for reducing interconnect capacitance |
US6140249A (en) * | 1999-08-27 | 2000-10-31 | Micron Technology, Inc. | Low dielectric constant dielectric films and process for making the same |
US6150232A (en) * | 1999-02-05 | 2000-11-21 | Chartered Semiconductor Manufacturing Ltd. | Formation of low k dielectric |
US6150282A (en) * | 1997-11-13 | 2000-11-21 | International Business Machines Corporation | Selective removal of etching residues |
US6149987A (en) * | 1998-04-07 | 2000-11-21 | Applied Materials, Inc. | Method for depositing low dielectric constant oxide films |
US6153937A (en) * | 1996-07-16 | 2000-11-28 | Kabushiki Kaisha Toshiba | Semiconductor device and method of the same |
US6156374A (en) * | 1997-10-09 | 2000-12-05 | Micron Technology, Inc. | Method of forming insulating material between components of an integrated circuit |
US6159842A (en) * | 1999-01-11 | 2000-12-12 | Taiwan Semiconductor Manufacturing Company | Method for fabricating a hybrid low-dielectric-constant intermetal dielectric (IMD) layer with improved reliability for multilevel interconnections |
US6162838A (en) * | 1998-06-05 | 2000-12-19 | Georgia Tech Research Corporation | Porous insulating compounds and method for making same |
US6169664B1 (en) * | 1998-01-05 | 2001-01-02 | Texas Instruments Incorporated | Selective performance enhancements for interconnect conducting paths |
US6180507B1 (en) * | 1998-10-14 | 2001-01-30 | United Silicon Incorporated | Method of forming interconnections |
KR100279790B1 (en) * | 1995-12-28 | 2001-03-02 | 니시무로 타이죠 | Semiconductor device and manufacturing method |
EP1081763A2 (en) * | 1999-08-30 | 2001-03-07 | Chartered Semiconductor Manufacturing Pte Ltd. | Method to trap air for improving the quality factor (Q) of RF inductors in CMOS technology |
US6200891B1 (en) | 1998-08-13 | 2001-03-13 | International Business Machines Corporation | Removal of dielectric oxides |
US6211057B1 (en) | 1999-09-03 | 2001-04-03 | Taiwan Semiconductor Manufacturing Company | Method for manufacturing arch air gap in multilevel interconnection |
US6228770B1 (en) | 2000-03-21 | 2001-05-08 | Chartered Semiconductor Manufacturing Ltd. | Method to form self-sealing air gaps between metal interconnects |
US6245591B1 (en) * | 1995-04-28 | 2001-06-12 | Texas Instruments Incorporated | High MTF optical coating for hybrid UFPA's |
US6248168B1 (en) | 1997-12-15 | 2001-06-19 | Tokyo Electron Limited | Spin coating apparatus including aging unit and solvent replacement unit |
US6251798B1 (en) * | 1999-07-26 | 2001-06-26 | Chartered Semiconductor Manufacturing Company | Formation of air gap structures for inter-metal dielectric application |
US6261942B1 (en) | 2000-01-24 | 2001-07-17 | Chartered Semiconductor Manufacturing Ltd. | Dual metal-oxide layer as air bridge |
US6265303B1 (en) * | 1997-05-28 | 2001-07-24 | Texas Instruments Incorporated | Integrated circuit dielectric and method |
US6265321B1 (en) | 2000-04-17 | 2001-07-24 | Chartered Semiconductor Manufacturing Ltd. | Air bridge process for forming air gaps |
US6268261B1 (en) * | 1998-11-03 | 2001-07-31 | International Business Machines Corporation | Microprocessor having air as a dielectric and encapsulated lines and process for manufacture |
US6277728B1 (en) * | 1997-06-13 | 2001-08-21 | Micron Technology, Inc. | Multilevel interconnect structure with low-k dielectric and method of fabricating the structure |
US6277705B1 (en) * | 1999-12-20 | 2001-08-21 | United Microelectronics Corp. | Method for fabricating an air-gap with a hard mask |
US6287979B1 (en) | 2000-04-17 | 2001-09-11 | Chartered Semiconductor Manufacturing Ltd. | Method for forming an air gap as low dielectric constant material using buckminsterfullerene as a porogen in an air bridge or a sacrificial layer |
US6306754B1 (en) | 1999-06-29 | 2001-10-23 | Micron Technology, Inc. | Method for forming wiring with extremely low parasitic capacitance |
US6313046B1 (en) * | 1997-10-09 | 2001-11-06 | Micron Technology, Inc. | Method of forming materials between conductive electrical components, and insulating materials |
US6333141B1 (en) | 1998-07-08 | 2001-12-25 | International Business Machines Corporation | Process for manufacture of integrated circuit device using inorganic/organic matrix comprising polymers of three dimensional architecture |
US20020001778A1 (en) * | 2000-06-08 | 2002-01-03 | Applied Materials, Inc. | Photolithography scheme using a silicon containing resist |
WO2002007213A1 (en) * | 2000-07-17 | 2002-01-24 | Advanced Micro Devices, Inc. | Deliberate void in innerlayer dielectric gapfill to reduce dielectric constant |
US6346484B1 (en) | 2000-08-31 | 2002-02-12 | International Business Machines Corporation | Method for selective extraction of sacrificial place-holding material used in fabrication of air gap-containing interconnect structures |
US6350679B1 (en) | 1999-08-03 | 2002-02-26 | Micron Technology, Inc. | Methods of providing an interlevel dielectric layer intermediate different elevation conductive metal layers in the fabrication of integrated circuitry |
WO2002019420A2 (en) * | 2000-08-31 | 2002-03-07 | Georgia Tech Research Corporation | Fabrication of semiconductor devices with air gaps for ultra low capacitance interconnection structures |
WO2002019416A1 (en) * | 2000-09-01 | 2002-03-07 | Koninklijke Philips Electronics N.V. | Method of manufacturing a semiconductor device having a porous dielectric layer and air gaps |
US6380106B1 (en) | 2000-11-27 | 2002-04-30 | Chartered Semiconductor Manufacturing Inc. | Method for fabricating an air gap metallization scheme that reduces inter-metal capacitance of interconnect structures |
US6396146B2 (en) * | 1997-11-20 | 2002-05-28 | Kabushiki Kaisha Toshiba | Semiconductor device and its manufacturing method |
US6399666B1 (en) | 1999-01-27 | 2002-06-04 | International Business Machines Corporation | Insulative matrix material |
US6432811B1 (en) * | 2000-12-20 | 2002-08-13 | Intel Corporation | Method of forming structural reinforcement of highly porous low k dielectric films by Cu diffusion barrier structures |
US6437441B1 (en) * | 1997-07-10 | 2002-08-20 | Kawasaki Microelectronics, Inc. | Wiring structure of a semiconductor integrated circuit and a method of forming the wiring structure |
US6440860B1 (en) | 2000-01-18 | 2002-08-27 | Micron Technology, Inc. | Semiconductor processing methods of transferring patterns from patterned photoresists to materials, and structures comprising silicon nitride |
SG91267A1 (en) * | 1999-10-14 | 2002-09-17 | Chartered Semiconductor Mfg | A new method to form a cross network of air gaps within imd layer |
US6451669B2 (en) * | 1999-12-24 | 2002-09-17 | Stmicroelectronics S.A. | Method of forming insulated metal interconnections in integrated circuits |
US6461950B2 (en) | 1998-09-03 | 2002-10-08 | Micron Technology, Inc. | Semiconductor processing methods, semiconductor circuitry, and gate stacks |
US6475898B2 (en) * | 2000-12-11 | 2002-11-05 | Stmicroelectronics S.R.L. | Method of forming interconnectings in semiconductor devices |
US6492256B2 (en) * | 1997-07-28 | 2002-12-10 | United Microelectronics Corp. | Method for forming an interconnect structure with air gap compatible with unlanded vias |
US6524944B1 (en) * | 2000-07-17 | 2003-02-25 | Advanced Micro Devices, Inc. | Low k ILD process by removable ILD |
US6563190B1 (en) * | 1999-09-27 | 2003-05-13 | Samsung Electronics Co., Ltd | Capacitor array preventing crosstalk between adjacent capacitors in semiconductor device |
US20030091938A1 (en) * | 2000-02-17 | 2003-05-15 | Applied Materials, Inc. | Method of depositing an amorphous carbon layer |
US6566756B1 (en) * | 1998-03-31 | 2003-05-20 | Semiconductor Technology Academic Research Center | Semiconductor device with porous interlayer film of a range of average diameter having partially closed holes |
US6576976B2 (en) | 1997-01-03 | 2003-06-10 | Integrated Device Technology, Inc. | Semiconductor integrated circuit with an insulation structure having reduced permittivity |
DE10161312A1 (en) * | 2001-12-13 | 2003-07-10 | Infineon Technologies Ag | Method for producing a layer arrangement and layer arrangement |
US20030186477A1 (en) * | 2002-03-29 | 2003-10-02 | Applied Materials, Inc. | Removable amorphous carbon CMP stop |
US6629425B2 (en) | 2000-07-24 | 2003-10-07 | Micron Technology, Inc. | MEMS heat pumps for integrated circuit heat dissipation |
WO2003085719A2 (en) | 2002-04-02 | 2003-10-16 | Dow Global Technologies Inc. | Process for making air gap containing semiconducting devices and resulting semiconducting device |
US20030224591A1 (en) * | 2002-05-31 | 2003-12-04 | Applied Materials, Inc. | Airgap for semiconductor devices |
WO2004001842A2 (en) * | 2002-06-20 | 2003-12-31 | Infineon Technologies Ag | Layer assembly and method for producing a layer assembly |
US6693355B1 (en) | 2003-05-27 | 2004-02-17 | Motorola, Inc. | Method of manufacturing a semiconductor device with an air gap formed using a photosensitive material |
EP1398831A2 (en) * | 2002-09-13 | 2004-03-17 | Shipley Co. L.L.C. | Air gaps formation |
US20040061196A1 (en) * | 2000-03-07 | 2004-04-01 | Micron Technology, Inc. | Methods for making nearly planar dielectric films in integrated circuits |
US20040075159A1 (en) * | 2002-10-17 | 2004-04-22 | Nantero, Inc. | Nanoscopic tunnel |
US6727173B2 (en) | 1998-09-03 | 2004-04-27 | Micron Technology, Inc. | Semiconductor processing methods of forming an utilizing antireflective material layers, and methods of forming transistor gate stacks |
US20040087162A1 (en) * | 2002-10-17 | 2004-05-06 | Nantero, Inc. | Metal sacrificial layer |
EP1418618A2 (en) * | 2002-10-29 | 2004-05-12 | JSR Corporation | Method of forming cavites between multilayered wirings |
US6753270B1 (en) | 2000-08-04 | 2004-06-22 | Applied Materials Inc. | Process for depositing a porous, low dielectric constant silicon oxide film |
US20040130032A1 (en) * | 2002-09-24 | 2004-07-08 | Shipley Company, L.L.C. | Electronic device manufacture |
US20040152278A1 (en) * | 2000-02-14 | 2004-08-05 | Micron Technology, Inc. | Low dielectric constant STI with SOI devices |
FR2851373A1 (en) * | 2003-02-18 | 2004-08-20 | St Microelectronics Sa | Integrated electronic circuit fabricating method, involves forming air-gap by retraction of part of silicon-di-oxide by keeping permeable material in contact with retraction agent of silicon-di-oxide |
US20040197526A1 (en) * | 2003-04-04 | 2004-10-07 | Hrl Laboratories, Llc | Process for fabricating monolithic membrane substrate structures with well-controlled air gaps |
US20040198016A1 (en) * | 1998-09-02 | 2004-10-07 | Eldridge Jerome Michael | Methods of forming void regions, dielectric regions and capacitor constructions |
US20040214427A1 (en) * | 2003-04-24 | 2004-10-28 | Kloster Grant M. | Forming thin hard mask over air gap or porous dielectric |
US20040229452A1 (en) * | 2003-05-15 | 2004-11-18 | Johnston Steven W. | Densifying a relatively porous material |
US6828683B2 (en) | 1998-12-23 | 2004-12-07 | Micron Technology, Inc. | Semiconductor devices, and semiconductor processing methods |
US20050026388A1 (en) * | 2002-07-18 | 2005-02-03 | Micron Technology, Inc. | Techniques to create low K ILD for BEOL |
US6858526B2 (en) | 1998-07-14 | 2005-02-22 | Micron Technology, Inc. | Methods of forming materials between conductive electrical components, and insulating materials |
US20050052722A1 (en) * | 2001-06-25 | 2005-03-10 | Loo Leslie S. S. | Air gaps for optical applications |
US6878507B2 (en) | 1998-02-25 | 2005-04-12 | Micron Technology, Inc. | Semiconductor processing methods |
US20050110145A1 (en) * | 2003-11-20 | 2005-05-26 | Kai-Erik Elers | Multilayer metallization |
US20050127514A1 (en) * | 2003-12-08 | 2005-06-16 | Ibm | Line level air gaps |
US20050164489A1 (en) * | 2002-09-26 | 2005-07-28 | Grant Kloster | Creating air gap in multi-level metal interconnects using electron beam to remove sacrificial material |
US20050202683A1 (en) * | 2004-03-12 | 2005-09-15 | Applied Materials, Inc. | Method of depositing an amorphous carbon film for etch hardmask application |
US20050199585A1 (en) * | 2004-03-12 | 2005-09-15 | Applied Materials, Inc. | Method of depositing an amorphous carbon film for metal etch hardmask application |
US20050199013A1 (en) * | 2004-03-12 | 2005-09-15 | Applied Materials, Inc. | Use of amorphous carbon film as a hardmask in the fabrication of optical waveguides |
US20050275104A1 (en) * | 2004-05-25 | 2005-12-15 | International Business Machines Corporation | Method of forming a semiconductor device having air gaps and the structure so formed |
US20050287771A1 (en) * | 2004-03-05 | 2005-12-29 | Applied Materials, Inc. | Liquid precursors for the CVD deposition of amorphous carbon films |
US20060081830A1 (en) * | 2004-10-14 | 2006-04-20 | Andreas Knorr | Air gaps between conductive lines for reduced RC delay of integrated circuits |
US20060118949A1 (en) * | 2004-12-02 | 2006-06-08 | Micron Technology, Inc. | Integrated circuit cooling system and method |
US7067415B2 (en) | 1999-09-01 | 2006-06-27 | Micron Technology, Inc. | Low k interlevel dielectric layer fabrication methods |
US20060199368A1 (en) * | 2005-02-24 | 2006-09-07 | Manfred Engelhardt | Interconnect arrangement and associated production methods |
US20060246681A1 (en) * | 2003-02-05 | 2006-11-02 | Youngfu Li | Sacrificial benzocyclobutene/norbornene polymers for making air gap semiconductor devices |
US20060264065A1 (en) * | 2003-02-05 | 2006-11-23 | So Ying H | Sacrificial styrene benzocyclobutene copolymers for making air gap semiconductor devices |
US20060267208A1 (en) * | 2003-09-19 | 2006-11-30 | Colburn Matthew E | Method of forming closed air gap interconnects and structures formed thereby |
US20060273065A1 (en) * | 2005-06-02 | 2006-12-07 | The Regents Of The University Of California | Method for forming free standing microstructures |
US20060281295A1 (en) * | 2005-06-13 | 2006-12-14 | Markus Naujok | Methods of manufacturing semiconductor devices and structures thereof |
US20060292892A1 (en) * | 2003-02-05 | 2006-12-28 | Kirchhoff Robert A | Sacrificial benzocyclobutene copolymers for making air gap semiconductor devices |
US20070037380A1 (en) * | 2005-07-08 | 2007-02-15 | Stmicroelectronics (Crolles 2) Sas | Controlling lateral distribution of air gaps in interconnects |
DE102005039323A1 (en) * | 2005-08-19 | 2007-02-22 | Infineon Technologies Ag | Conduction path arrangement for semiconductor technology, has support paths formed between substrate and conduction paths for supporting conduction paths |
US20070042589A1 (en) * | 2005-08-18 | 2007-02-22 | Takeshi Nogami | Composite inter-level dielectric structure for an integrated circuit |
US7235499B1 (en) | 1999-01-20 | 2007-06-26 | Micron Technology, Inc. | Semiconductor processing methods |
US20070259516A1 (en) * | 2006-05-08 | 2007-11-08 | International Business Machines Corporation | Multilayer interconnect structure containing air gaps and method for making |
US20070286954A1 (en) * | 2006-06-13 | 2007-12-13 | Applied Materials, Inc. | Methods for low temperature deposition of an amorphous carbon layer |
US20080030551A1 (en) * | 2006-08-02 | 2008-02-07 | Seiko Epson Corporation | Liquid jet head and its manufacturing method |
US7335965B2 (en) | 1999-08-25 | 2008-02-26 | Micron Technology, Inc. | Packaging of electronic chips with air-bridge structures |
WO2008008758A3 (en) * | 2006-07-11 | 2008-05-08 | Ibm | An interconnect structure with dielectric air gaps |
US7405454B2 (en) | 2003-03-04 | 2008-07-29 | Micron Technology, Inc. | Electronic apparatus with deposited dielectric layers |
US7405637B1 (en) | 2004-06-29 | 2008-07-29 | Hrl Laboratories, Llc | Miniature tunable filter having an electrostatically adjustable membrane |
US20080182403A1 (en) * | 2007-01-26 | 2008-07-31 | Atif Noori | Uv curing of pecvd-deposited sacrificial polymer films for air-gap ild |
US20080182404A1 (en) * | 2007-01-29 | 2008-07-31 | Demos Alexandros T | Novel air gap integration scheme |
US20080185722A1 (en) * | 2007-02-05 | 2008-08-07 | Chung-Shi Liu | Formation process of interconnect structures with air-gaps and sidewall spacers |
US20080258319A1 (en) * | 2005-10-14 | 2008-10-23 | Sebastian Lang | Method for Preparing Diorganomagnesium-Containing Synthesis Means |
US20090032964A1 (en) * | 2007-07-31 | 2009-02-05 | Micron Technology, Inc. | System and method for providing semiconductor device features using a protective layer |
US20090093128A1 (en) * | 2007-10-08 | 2009-04-09 | Martin Jay Seamons | Methods for high temperature deposition of an amorphous carbon layer |
US20090093112A1 (en) * | 2007-10-09 | 2009-04-09 | Applied Materials, Inc. | Methods and apparatus of creating airgap in dielectric layers for the reduction of rc delay |
US20090093100A1 (en) * | 2007-10-09 | 2009-04-09 | Li-Qun Xia | Method for forming an air gap in multilevel interconnect structure |
US7541277B1 (en) * | 2008-04-30 | 2009-06-02 | International Business Machines Corporation | Stress relaxation, selective nitride phase removal |
US20090160062A1 (en) * | 2007-12-19 | 2009-06-25 | Park O Seo | Semiconductor Devices and Methods of Manufacturing Thereof |
US20090269923A1 (en) * | 2008-04-25 | 2009-10-29 | Lee Sang M | Adhesion and electromigration improvement between dielectric and conductive layers |
US7660644B2 (en) | 2001-07-27 | 2010-02-09 | Applied Materials, Inc. | Atomic layer deposition apparatus |
US20100093168A1 (en) * | 2008-10-10 | 2010-04-15 | Mehul Naik | Air gap interconnects using carbon-based films |
US7804115B2 (en) | 1998-02-25 | 2010-09-28 | Micron Technology, Inc. | Semiconductor constructions having antireflective portions |
US20100270682A1 (en) * | 2009-04-27 | 2010-10-28 | International Business Machines Corporation | Implementing Vertical Airgap Structures Between Chip Metal Layers |
US7861398B1 (en) | 2005-06-23 | 2011-01-04 | Hrl Laboratories, Llc | Method for fabricating a miniature tunable filter |
US20110159685A1 (en) * | 2008-11-13 | 2011-06-30 | Micron Technology, Inc. | Methods Of Forming Electrically Insulative Materials, Methods Of Forming Low k Dielectric Regions, And Methods Of Forming Semiconductor Constructions |
US20110183516A1 (en) * | 2009-03-26 | 2011-07-28 | Samsung Electronics Co., Ltd. | Methods of forming wiring structures |
US20110198757A1 (en) * | 2010-02-18 | 2011-08-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor structure having an air-gap region and a method of manufacturing the same |
CN102336394A (en) * | 2011-10-26 | 2012-02-01 | 清华大学 | Method for manufacturing flexible micro electro mechanical system (MEMS) resistance reducing covering |
US20120062448A1 (en) * | 2010-09-10 | 2012-03-15 | Kim Yeun Tae | Display apparatus and manufacturing method thereof |
US20120070957A1 (en) * | 2010-09-20 | 2012-03-22 | Applied Materials, Inc. | Air gap formation |
RU2459313C1 (en) * | 2011-03-21 | 2012-08-20 | Открытое акционерное общество "НИИ молекулярной электроники и завод "Микрон" | Method of making multilevel metallisation of integrated microcircuits with porous dielectric layer in gaps between conductors |
US20120261788A1 (en) * | 2011-04-15 | 2012-10-18 | International Business Machines Corporation | Self-aligned airgap interconnect structures and methods of fabrication |
CN102760687A (en) * | 2011-04-28 | 2012-10-31 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor device with air space and manufacture method thereof |
CN102891100A (en) * | 2011-07-22 | 2013-01-23 | 中芯国际集成电路制造(上海)有限公司 | Shallow-trench isolation structure and formation method thereof |
US8501563B2 (en) | 2005-07-20 | 2013-08-06 | Micron Technology, Inc. | Devices with nanocrystals and methods of formation |
US20130249102A1 (en) * | 2012-03-21 | 2013-09-26 | Kabushiki Kaisha Toshiba | Semiconductor device with strengthened inter-wire air gap structures |
US20140084384A1 (en) * | 2012-09-21 | 2014-03-27 | Samsung Electronics Co., Ltd. | Semiconductor devices and methods of fabricating the same |
US20140226118A1 (en) * | 2013-02-12 | 2014-08-14 | Samsung Display Co., Ltd. | Liquid crystal display and manufacturing method thereof |
US8822137B2 (en) | 2011-08-03 | 2014-09-02 | International Business Machines Corporation | Self-aligned fine pitch permanent on-chip interconnect structures and method of fabrication |
US20140322845A1 (en) * | 2013-04-24 | 2014-10-30 | Samsung Display Co., Ltd. | Device for monitoring liquid crystal display and method for manufacturing liquid crystal display |
US8890318B2 (en) | 2011-04-15 | 2014-11-18 | International Business Machines Corporation | Middle of line structures |
US20140362329A1 (en) * | 2013-06-05 | 2014-12-11 | Samsung Display Co., Ltd. | Display component having injection holes on perpendicular surfaces |
US8921235B2 (en) | 2013-03-04 | 2014-12-30 | Applied Materials, Inc. | Controlled air gap formation |
US9012278B2 (en) | 2013-10-03 | 2015-04-21 | Asm Ip Holding B.V. | Method of making a wire-based semiconductor device |
US9054160B2 (en) | 2011-04-15 | 2015-06-09 | International Business Machines Corporation | Interconnect structure and method for fabricating on-chip interconnect structures by image reversal |
US9105634B2 (en) * | 2012-06-29 | 2015-08-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | Voids in interconnect structures and methods for forming the same |
US20160005693A1 (en) * | 2014-07-01 | 2016-01-07 | Micron Technology, Inc. | Semiconductor Constructions |
US9236298B2 (en) | 2011-09-08 | 2016-01-12 | Globalfoundries Inc. | Methods for fabrication interconnect structures with functional components and electrical conductive contact structures on a same level |
US9299847B2 (en) | 2012-05-10 | 2016-03-29 | Globalfoundries Inc. | Printed transistor and fabrication method |
US9385068B2 (en) | 2014-03-05 | 2016-07-05 | Northrop Grumman Systems Corporation | Stacked interconnect structure and method of making the same |
US9653327B2 (en) | 2011-05-12 | 2017-05-16 | Applied Materials, Inc. | Methods of removing a material layer from a substrate using water vapor treatment |
US9793162B2 (en) | 2014-10-21 | 2017-10-17 | Commissariat à l'énergie atomique et aux énergies alternatives | Method for producing interconnections for 3D integrated circuit |
US9865738B2 (en) | 2016-04-29 | 2018-01-09 | Samsung Electronics Co., Ltd. | Fin field effect transistor (FinFET) having air gap and method of fabricating the same |
US10435555B2 (en) | 2014-05-29 | 2019-10-08 | Az Electronic Materials (Luxembourg) S.A.R.L | Void forming composition, semiconductor device provided with voids formed using composition, and method for manufacturing semiconductor device using composition |
TWI716313B (en) * | 2019-08-21 | 2021-01-11 | 南亞科技股份有限公司 | Semiconductor device with air spacer and method for preparing the same |
CN112447720A (en) * | 2019-08-27 | 2021-03-05 | 南亚科技股份有限公司 | Semiconductor element and method for manufacturing the same |
CN112635464A (en) * | 2019-10-08 | 2021-04-09 | 南亚科技股份有限公司 | Semiconductor device and method for manufacturing the same |
US11430689B2 (en) * | 2012-11-21 | 2022-08-30 | Infineon Technologies LLC | Inter-layer insulator for electronic devices and apparatus for forming same |
US11482453B2 (en) * | 2019-06-14 | 2022-10-25 | Samsung Electronics Co., Ltd. | Method of manufacturing a semiconductor device using a thermally decomposable layer, a semiconductor manufacturing apparatus, and the semiconductor device |
US20230238275A1 (en) * | 2022-01-27 | 2023-07-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | Air gap formation method |
Families Citing this family (82)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3347203B2 (en) * | 1993-12-27 | 2002-11-20 | 富士通株式会社 | Method for forming microcavities and microdevice having microcavities |
JPH11307633A (en) * | 1997-11-17 | 1999-11-05 | Sony Corp | Semiconductor device having film of low permittivity and manufacture thereof |
TW308719B (en) * | 1995-10-23 | 1997-06-21 | Dow Corning | |
US6376330B1 (en) * | 1996-06-05 | 2002-04-23 | Advanced Micro Devices, Inc. | Dielectric having an air gap formed between closely spaced interconnect lines |
US6429120B1 (en) | 2000-01-18 | 2002-08-06 | Micron Technology, Inc. | Methods and apparatus for making integrated-circuit wiring from copper, silver, gold, and other metals |
JP2962272B2 (en) * | 1997-04-18 | 1999-10-12 | 日本電気株式会社 | Method for manufacturing semiconductor device |
JPH1140665A (en) * | 1997-07-18 | 1999-02-12 | Nec Corp | Semiconductor integrated circuit and its manufacturing method |
US5943599A (en) * | 1997-08-27 | 1999-08-24 | Vanguard International Semiconductor Corporation | Method of fabricating a passivation layer for integrated circuits |
JP3509510B2 (en) * | 1997-11-05 | 2004-03-22 | セイコーエプソン株式会社 | Semiconductor device and manufacturing method thereof |
US6242336B1 (en) * | 1997-11-06 | 2001-06-05 | Matsushita Electronics Corporation | Semiconductor device having multilevel interconnection structure and method for fabricating the same |
JPH11150185A (en) | 1997-11-14 | 1999-06-02 | Nippon Steel Corp | Manufacture of semiconductor device |
US6376893B1 (en) * | 1997-12-13 | 2002-04-23 | Hyundai Electronics Industries Co., Ltd. | Trench isolation structure and fabrication method thereof |
US6465339B2 (en) | 1997-12-19 | 2002-10-15 | Texas Instruments Incorporated | Technique for intralevel capacitive isolation of interconnect paths |
US6380607B2 (en) * | 1997-12-31 | 2002-04-30 | Lg Semicon Co., Ltd. | Semiconductor device and method for reducing parasitic capacitance between data lines |
US5949143A (en) * | 1998-01-22 | 1999-09-07 | Advanced Micro Devices, Inc. | Semiconductor interconnect structure with air gap for reducing intralayer capacitance in metal layers in damascene metalization process |
US6093656A (en) * | 1998-02-26 | 2000-07-25 | Vlsi Technology, Inc. | Method of minimizing dishing during chemical mechanical polishing of semiconductor metals for making a semiconductor device |
EP0948035A1 (en) * | 1998-03-19 | 1999-10-06 | Applied Materials, Inc. | Method for applying a dielectric cap film to a dielectric stack |
JP3214441B2 (en) | 1998-04-10 | 2001-10-02 | 日本電気株式会社 | Semiconductor device and manufacturing method thereof |
US6104077A (en) * | 1998-04-14 | 2000-08-15 | Advanced Micro Devices, Inc. | Semiconductor device having gate electrode with a sidewall air gap |
US6284675B1 (en) * | 1998-05-27 | 2001-09-04 | Texas Instruments Incorporated | Method of forming integrated circuit dielectric by evaporating solvent to yield phase separation |
US6395651B1 (en) * | 1998-07-07 | 2002-05-28 | Alliedsignal | Simplified process for producing nanoporous silica |
US6384466B1 (en) | 1998-08-27 | 2002-05-07 | Micron Technology, Inc. | Multi-layer dielectric and method of forming same |
US6211561B1 (en) | 1998-11-16 | 2001-04-03 | Conexant Systems, Inc. | Interconnect structure and method employing air gaps between metal lines and between metal layers |
JP3533968B2 (en) | 1998-12-22 | 2004-06-07 | セイコーエプソン株式会社 | Method for manufacturing semiconductor device |
US6770572B1 (en) | 1999-01-26 | 2004-08-03 | Alliedsignal Inc. | Use of multifunctional si-based oligomer/polymer for the surface modification of nanoporous silica films |
US6469390B2 (en) | 1999-01-26 | 2002-10-22 | Agere Systems Guardian Corp. | Device comprising thermally stable, low dielectric constant material |
KR100286126B1 (en) | 1999-02-13 | 2001-03-15 | 윤종용 | Process for forming air gaps using a multilayer passivation in a dielectric between interconnections |
US6667552B1 (en) * | 1999-02-18 | 2003-12-23 | Advanced Micro Devices, Inc. | Low dielectric metal silicide lined interconnection system |
US6245658B1 (en) | 1999-02-18 | 2001-06-12 | Advanced Micro Devices, Inc. | Method of forming low dielectric semiconductor device with rigid, metal silicide lined interconnection system |
US6280794B1 (en) * | 1999-03-10 | 2001-08-28 | Conexant Systems, Inc. | Method of forming dielectric material suitable for microelectronic circuits |
US6888247B2 (en) * | 1999-09-03 | 2005-05-03 | United Microelectronics Corp. | Interconnect structure with an enlarged air gaps disposed between conductive structures or surrounding a conductive structure within the same |
US7105420B1 (en) * | 1999-10-07 | 2006-09-12 | Chartered Semiconductor Manufacturing Ltd. | Method to fabricate horizontal air columns underneath metal inductor |
DE19959966C2 (en) * | 1999-12-13 | 2003-09-11 | Mosel Vitelic Inc | Process for the formation of dielectric layers with air pockets |
US6420262B1 (en) | 2000-01-18 | 2002-07-16 | Micron Technology, Inc. | Structures and methods to enhance copper metallization |
US6423629B1 (en) * | 2000-05-31 | 2002-07-23 | Kie Y. Ahn | Multilevel copper interconnects with low-k dielectrics and air gaps |
US6387818B1 (en) * | 2000-07-21 | 2002-05-14 | Advanced Micro Devices, Inc. | Method of porous dielectric formation with anodic template |
US6413852B1 (en) * | 2000-08-31 | 2002-07-02 | International Business Machines Corporation | Method of forming multilevel interconnect structure containing air gaps including utilizing both sacrificial and placeholder material |
JP3654830B2 (en) * | 2000-11-17 | 2005-06-02 | 松下電器産業株式会社 | Semiconductor device and manufacturing method thereof |
US6465343B1 (en) * | 2001-02-28 | 2002-10-15 | Advanced Micro Devices, Inc. | Method for forming backend interconnect with copper etching and ultra low-k dielectric materials |
DE10109778A1 (en) * | 2001-03-01 | 2002-09-19 | Infineon Technologies Ag | Cavity structure and method of making a cavity structure |
DE10142224C2 (en) | 2001-08-29 | 2003-11-06 | Infineon Technologies Ag | Method for creating cavities with submicron dimensions in a semiconductor device by means of a swelling process |
DE10142201C2 (en) | 2001-08-29 | 2003-10-16 | Infineon Technologies Ag | Method for creating cavities with submicron structures in a semiconductor device using a freezing process liquid |
DE10142223C2 (en) | 2001-08-29 | 2003-10-16 | Infineon Technologies Ag | Method for producing cavities with submicron dimensions in a semiconductor device by means of polymerization |
DE10144847A1 (en) * | 2001-09-12 | 2003-03-27 | Infineon Technologies Ag | Production of a membrane on a semiconductor substrate comprises forming trenches in the substrate, applying a dielectric material, isotropically etching the substrate, and applying a further dielectric material |
JP3725811B2 (en) | 2001-10-11 | 2005-12-14 | ローム株式会社 | Manufacturing method of semiconductor device |
US7042092B1 (en) * | 2001-12-05 | 2006-05-09 | National Semiconductor Corporation | Multilevel metal interconnect and method of forming the interconnect with capacitive structures that adjust the capacitance of the interconnect |
US6835616B1 (en) | 2002-01-29 | 2004-12-28 | Cypress Semiconductor Corporation | Method of forming a floating metal structure in an integrated circuit |
US7026235B1 (en) | 2002-02-07 | 2006-04-11 | Cypress Semiconductor Corporation | Dual-damascene process and associated floating metal structures |
US7061100B2 (en) * | 2002-04-03 | 2006-06-13 | Matsushita Electric Industrial Co., Ltd. | Semiconductor built-in millimeter-wave band module |
DE10228344B4 (en) * | 2002-06-25 | 2007-02-08 | Infineon Technologies Ag | Process for the production of microstructures and arrangement of microstructures |
US7018942B1 (en) | 2002-06-26 | 2006-03-28 | Cypress Semiconductor Corporation | Integrated circuit with improved RC delay |
US7192867B1 (en) | 2002-06-26 | 2007-03-20 | Cypress Semiconductor Corporation | Protection of low-k dielectric in a passivation level |
US6660661B1 (en) | 2002-06-26 | 2003-12-09 | Cypress Semiconductor Corporation | Integrated circuit with improved RC delay |
US6924222B2 (en) * | 2002-11-21 | 2005-08-02 | Intel Corporation | Formation of interconnect structures by removing sacrificial material with supercritical carbon dioxide |
US6977217B1 (en) | 2002-12-03 | 2005-12-20 | Cypress Semiconductor Corporation | Aluminum-filled via structure with barrier layer |
KR20060014425A (en) * | 2003-05-26 | 2006-02-15 | 코닌클리즈케 필립스 일렉트로닉스 엔.브이. | Method of manufacturing a substrate, having a porous dielectric layer and air gaps, and a substrate |
JP3998609B2 (en) | 2003-07-28 | 2007-10-31 | 株式会社東芝 | Insulating structure, semiconductor device, and method of manufacturing semiconductor device |
US7041571B2 (en) * | 2004-03-01 | 2006-05-09 | International Business Machines Corporation | Air gap interconnect structure and method of manufacture |
US7344972B2 (en) * | 2004-04-21 | 2008-03-18 | Intel Corporation | Photosensitive dielectric layer |
GB2425654B (en) * | 2005-04-29 | 2010-03-17 | Seiko Epson Corp | A method of fabricating a heterojunction of organic semiconducting polymers |
US7601629B2 (en) * | 2005-12-20 | 2009-10-13 | Texas Instruments Incorporated | Semiconductive device fabricated using subliming materials to form interlevel dielectrics |
DE102006017356B4 (en) * | 2006-04-11 | 2015-12-17 | Flabeg Deutschland Gmbh | Process for producing a multilayer system on a support, in particular in an electrochromic element |
US7544608B2 (en) * | 2006-07-19 | 2009-06-09 | International Business Machines Corporation | Porous and dense hybrid interconnect structure and method of manufacture |
JP4562004B2 (en) * | 2006-11-01 | 2010-10-13 | セイコーエプソン株式会社 | Manufacturing method of angular velocity sensor |
JP2008118264A (en) * | 2006-11-01 | 2008-05-22 | Seiko Epson Corp | Tuning-fork vibrator and its manufacturing method |
JP5635301B2 (en) * | 2010-05-12 | 2014-12-03 | ピーエスフォー ルクスコ エスエイアールエルPS4 Luxco S.a.r.l. | Semiconductor device and manufacturing method thereof |
CN102299095B (en) * | 2010-06-22 | 2015-09-16 | 中国科学院微电子研究所 | Interlayer dielectric layer, semiconductor device with same and manufacturing method |
KR20120025315A (en) * | 2010-09-07 | 2012-03-15 | 삼성전자주식회사 | Semiconductor deivces and methods of fabricating the same |
US8492270B2 (en) | 2010-09-20 | 2013-07-23 | International Business Machines Corporation | Structure for nano-scale metallization and method for fabricating same |
US8957519B2 (en) | 2010-10-22 | 2015-02-17 | International Business Machines Corporation | Structure and metallization process for advanced technology nodes |
US8735279B2 (en) | 2011-01-25 | 2014-05-27 | International Business Machines Corporation | Air-dielectric for subtractive etch line and via metallization |
CN102832197B (en) * | 2011-06-15 | 2015-11-25 | 中芯国际集成电路制造(上海)有限公司 | Metal interconnect structure and forming method thereof |
JP2013089859A (en) * | 2011-10-20 | 2013-05-13 | Toshiba Corp | Semiconductor device manufacturing method |
KR102065475B1 (en) * | 2013-10-17 | 2020-01-13 | 삼성전자주식회사 | A semiconductor device and method of fabricating the same |
JP6371609B2 (en) * | 2014-07-04 | 2018-08-08 | 日本オクラロ株式会社 | Semiconductor light emitting device |
US9269668B2 (en) | 2014-07-17 | 2016-02-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Interconnect having air gaps and polymer wrapped conductive lines |
SG11201610923RA (en) | 2014-07-31 | 2017-02-27 | Az Electronic Materials Luxembourg Sarl | Composition for producing a sacrifice layer and a process for producing the composition, and a semiconductor device having air gap produced using the composition and a process for a semiconductor device using the composition |
US10008382B2 (en) | 2015-07-30 | 2018-06-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device having a porous low-k structure |
US9449871B1 (en) | 2015-11-18 | 2016-09-20 | International Business Machines Corporation | Hybrid airgap structure with oxide liner |
JP7065741B2 (en) * | 2018-09-25 | 2022-05-12 | 東京エレクトロン株式会社 | Manufacturing method of semiconductor device |
JP6901656B1 (en) * | 2020-02-12 | 2021-07-14 | 幹夫 福永 | Torpedo defense system |
KR20220049295A (en) | 2020-10-14 | 2022-04-21 | 삼성전자주식회사 | Semiconductor memory device and method for fabricating the same |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4987101A (en) * | 1988-12-16 | 1991-01-22 | International Business Machines Corporation | Method for providing improved insulation in VLSI and ULSI circuits |
US5103288A (en) * | 1988-03-15 | 1992-04-07 | Nec Corporation | Semiconductor device having multilayered wiring structure with a small parasitic capacitance |
US5266126A (en) * | 1991-11-22 | 1993-11-30 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device and method for manufacturing the same |
US5324683A (en) * | 1993-06-02 | 1994-06-28 | Motorola, Inc. | Method of forming a semiconductor structure having an air region |
Family Cites Families (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60100471A (en) * | 1983-11-05 | 1985-06-04 | Fujitsu Ltd | Semiconductor device |
IT1184723B (en) * | 1985-01-28 | 1987-10-28 | Telettra Lab Telefon | AIR-LAYER MESFET TRANSISTOR BETWEEN THE GATE ELECTRODE CONNECTIONS TO THE SUPPORT AND RELATED MANUFACTURING PROCEDURE |
US4652467A (en) * | 1985-02-25 | 1987-03-24 | The United States Of America As Represented By The United States Department Of Energy | Inorganic-polymer-derived dielectric films |
JPS625643A (en) * | 1985-07-01 | 1987-01-12 | Nec Corp | Semiconductor integrated circuit |
JPS63179548A (en) * | 1987-01-21 | 1988-07-23 | Mitsubishi Electric Corp | Wiring structure of semiconductor integrated circuit device |
US4797294A (en) * | 1987-06-29 | 1989-01-10 | Pq Corporation | Chillproofing with magnesium silicate/silica gel agents |
JPS6481343A (en) * | 1987-09-24 | 1989-03-27 | Nec Corp | Manufacture of integrated circuit |
US5119164A (en) * | 1989-07-25 | 1992-06-02 | Advanced Micro Devices, Inc. | Avoiding spin-on-glass cracking in high aspect ratio cavities |
CA2017720C (en) * | 1990-05-29 | 1999-01-19 | Luc Ouellet | Sog with moisture-resistant protective capping layer |
JPH04268750A (en) * | 1991-02-25 | 1992-09-24 | Toshiba Corp | Semiconductor integrated circuit |
JPH0521617A (en) * | 1991-07-12 | 1993-01-29 | Fujitsu Ltd | Manufacture of semiconductor device |
KR950002948B1 (en) * | 1991-10-10 | 1995-03-28 | 삼성전자 주식회사 | Insulating film forming method between the metal layer of semiconductor device |
US5276414A (en) * | 1991-12-10 | 1994-01-04 | Mitsubishi Denki Kabushiki Kaisha | Moistureproof structure for module circuits |
US5310700A (en) * | 1993-03-26 | 1994-05-10 | Integrated Device Technology, Inc. | Conductor capacitance reduction in integrated circuits |
US5486493A (en) * | 1994-02-25 | 1996-01-23 | Jeng; Shin-Puu | Planarized multi-level interconnect scheme with embedded low-dielectric constant insulators |
US5470802A (en) * | 1994-05-20 | 1995-11-28 | Texas Instruments Incorporated | Method of making a semiconductor device using a low dielectric constant material |
US5488015A (en) * | 1994-05-20 | 1996-01-30 | Texas Instruments Incorporated | Method of making an interconnect structure with an integrated low density dielectric |
US5407860A (en) * | 1994-05-27 | 1995-04-18 | Texas Instruments Incorporated | Method of forming air gap dielectric spaces between semiconductor leads |
US5461003A (en) * | 1994-05-27 | 1995-10-24 | Texas Instruments Incorporated | Multilevel interconnect structure with air gaps formed between metal leads |
US5494858A (en) * | 1994-06-07 | 1996-02-27 | Texas Instruments Incorporated | Method for forming porous composites as a low dielectric constant layer with varying porosity distribution electronics applications |
US5504042A (en) * | 1994-06-23 | 1996-04-02 | Texas Instruments Incorporated | Porous dielectric material with improved pore surface properties for electronics applications |
US5472913A (en) * | 1994-08-05 | 1995-12-05 | Texas Instruments Incorporated | Method of fabricating porous dielectric material with a passivation layer for electronics applications |
-
1994
- 1994-05-27 US US08/250,063 patent/US5461003A/en not_active Expired - Lifetime
-
1995
- 1995-05-26 KR KR1019950013396A patent/KR100378614B1/en not_active IP Right Cessation
- 1995-05-26 DE DE69513330T patent/DE69513330T2/en not_active Expired - Lifetime
- 1995-05-26 JP JP12848895A patent/JP3703166B2/en not_active Expired - Fee Related
- 1995-05-26 EP EP95303615A patent/EP0685885B1/en not_active Expired - Lifetime
- 1995-09-06 TW TW084109291A patent/TW317019B/zh not_active IP Right Cessation
-
1996
- 1996-04-12 US US08/631,437 patent/US5668398A/en not_active Expired - Lifetime
-
1997
- 1997-03-04 US US08/811,021 patent/US5936295A/en not_active Expired - Lifetime
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5103288A (en) * | 1988-03-15 | 1992-04-07 | Nec Corporation | Semiconductor device having multilayered wiring structure with a small parasitic capacitance |
US4987101A (en) * | 1988-12-16 | 1991-01-22 | International Business Machines Corporation | Method for providing improved insulation in VLSI and ULSI circuits |
US5266126A (en) * | 1991-11-22 | 1993-11-30 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device and method for manufacturing the same |
US5324683A (en) * | 1993-06-02 | 1994-06-28 | Motorola, Inc. | Method of forming a semiconductor structure having an air region |
Cited By (431)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5936295A (en) * | 1994-05-27 | 1999-08-10 | Texas Instruments Incorporated | Multilevel interconnect structure with air gaps formed between metal leads |
US5750415A (en) * | 1994-05-27 | 1998-05-12 | Texas Instruments Incorporated | Low dielectric constant layers via immiscible sol-gel processing |
US5811352A (en) * | 1994-05-31 | 1998-09-22 | Texas Instruments Incorporated | Method of making reliable metal leads in high speed LSI semiconductors using dummy leads |
US5814558A (en) * | 1994-08-31 | 1998-09-29 | Texas Instruments Incorporated | Interconnect capacitance between metal leads |
US5658832A (en) * | 1994-10-17 | 1997-08-19 | Regents Of The University Of California | Method of forming a spacer for field emission flat panel displays |
US5679608A (en) * | 1994-12-21 | 1997-10-21 | Advanced Micro Devices, Inc. | Processing techniques for achieving production-worthy, low dielectric, low dielectric, low interconnect resistance and high performance IC |
US5670828A (en) * | 1995-02-21 | 1997-09-23 | Advanced Micro Devices, Inc. | Tunneling technology for reducing intra-conductive layer capacitance |
US5843836A (en) * | 1995-02-21 | 1998-12-01 | Advanced Micro Devices, Inc. | Tunneling technology for reducing intra-conductive layer capacitance |
US5656848A (en) * | 1995-03-29 | 1997-08-12 | Texas Instruments Incorporated | High thermal resistance backfill material for hybrid UFPA's |
US5627082A (en) * | 1995-03-29 | 1997-05-06 | Texas Instruments Incorporated | High thermal resistance backfill material for hybrid UFPA's |
US6245591B1 (en) * | 1995-04-28 | 2001-06-12 | Texas Instruments Incorporated | High MTF optical coating for hybrid UFPA's |
US5641712A (en) * | 1995-08-07 | 1997-06-24 | Motorola, Inc. | Method and structure for reducing capacitance between interconnect lines |
JP2763023B2 (en) | 1995-12-18 | 1998-06-11 | 日本電気株式会社 | Method for manufacturing semiconductor device |
JPH09172068A (en) * | 1995-12-18 | 1997-06-30 | Nec Corp | Method for manufacturing semiconductor device |
US5691565A (en) * | 1995-12-27 | 1997-11-25 | Micron Technology, Inc. | Integrated circuitry having a pair of adjacent conductive lines |
US5981397A (en) * | 1995-12-27 | 1999-11-09 | Micron Technology, Inc. | Integrated circuitry having a pair of adjacent conductive lines and method of forming |
US5856703A (en) * | 1995-12-27 | 1999-01-05 | Micron Technology, Inc. | Integrated circuitry having a pair of adjacent conductive lines |
US5932490A (en) * | 1995-12-27 | 1999-08-03 | Micron Technology, Inc. | Integrated circuitry having a pair of adjacent conductive lines and method of forming |
US5677241A (en) * | 1995-12-27 | 1997-10-14 | Micron Technology, Inc. | Integrated circuitry having a pair of adjacent conductive lines and method of forming |
KR100279790B1 (en) * | 1995-12-28 | 2001-03-02 | 니시무로 타이죠 | Semiconductor device and manufacturing method |
US6306753B1 (en) | 1995-12-28 | 2001-10-23 | Kabushiki Kaisha Toshiba | Feasible, gas-dielectric interconnect process |
US6307265B1 (en) | 1995-12-28 | 2001-10-23 | Kabushiki Kaisha Toshiba | Feasible, gas-dielectric interconnect process |
US5994776A (en) * | 1996-01-11 | 1999-11-30 | Advanced Micro Devices, Inc. | Interlevel dielectric with multiple air gaps between conductive lines of an integrated circuit |
US6017814A (en) * | 1996-03-13 | 2000-01-25 | International Business Machines Corporation | Structure and fabrication method for stackable, air-gap-containing low epsilon dielectric layers |
WO1997039484A1 (en) * | 1996-04-12 | 1997-10-23 | W.L. Gore & Associates, Inc. | Method of fabricating an interconnect structure comprising lamination of a porous dielectric membrane |
US6153937A (en) * | 1996-07-16 | 2000-11-28 | Kabushiki Kaisha Toshiba | Semiconductor device and method of the same |
US5895263A (en) * | 1996-12-19 | 1999-04-20 | International Business Machines Corporation | Process for manufacture of integrated circuit device |
US6576976B2 (en) | 1997-01-03 | 2003-06-10 | Integrated Device Technology, Inc. | Semiconductor integrated circuit with an insulation structure having reduced permittivity |
US6054769A (en) * | 1997-01-17 | 2000-04-25 | Texas Instruments Incorporated | Low capacitance interconnect structures in integrated circuits having an adhesion and protective overlayer for low dielectric materials |
US6165890A (en) * | 1997-01-21 | 2000-12-26 | Georgia Tech Research Corporation | Fabrication of a semiconductor device with air gaps for ultra-low capacitance interconnections |
WO1998032169A1 (en) * | 1997-01-21 | 1998-07-23 | The B.F. Goodrich Company | Fabrication of a semiconductor device with air gaps for ultra-low capacitance interconnections |
AU736875B2 (en) * | 1997-01-21 | 2001-08-02 | Georgia Tech Research Corporation | Fabrication of a semiconductor device with air gaps for ultra-low capacitance interconnections |
US7504699B1 (en) | 1997-01-21 | 2009-03-17 | George Tech Research Corporation | Fabrication of a semiconductor device with air gaps for ultra-low capacitance interconnections |
US5818111A (en) * | 1997-03-21 | 1998-10-06 | Texas Instruments Incorporated | Low capacitance interconnect structures in integrated circuits using a stack of low dielectric materials |
EP0972226A1 (en) * | 1997-04-04 | 2000-01-19 | Georgia Tech Research | System and method for efficient manufacturing of liquid crystal displays |
US6469761B1 (en) | 1997-04-04 | 2002-10-22 | Georgia Tech Research Corp. | System and method for efficient manufacturing of liquid crystal displays |
EP0972226A4 (en) * | 1997-04-04 | 2001-12-12 | Georgia Tech Res | System and method for efficient manufacturing of liquid crystal displays |
US6265303B1 (en) * | 1997-05-28 | 2001-07-24 | Texas Instruments Incorporated | Integrated circuit dielectric and method |
US6800547B2 (en) * | 1997-05-28 | 2004-10-05 | Texas Instruments Incorporated | Integrated circuit dielectric and method |
US5883219A (en) * | 1997-05-29 | 1999-03-16 | International Business Machines Corporation | Integrated circuit device and process for its manufacture |
US6720655B1 (en) | 1997-06-13 | 2004-04-13 | Micron Technology, Inc. | Multilevel interconnect structure with low-k dielectric |
US6277728B1 (en) * | 1997-06-13 | 2001-08-21 | Micron Technology, Inc. | Multilevel interconnect structure with low-k dielectric and method of fabricating the structure |
US7138718B2 (en) | 1997-06-13 | 2006-11-21 | Micron Technology, Inc. | Multilevel interconnect structure with low-k dielectric |
US6437441B1 (en) * | 1997-07-10 | 2002-08-20 | Kawasaki Microelectronics, Inc. | Wiring structure of a semiconductor integrated circuit and a method of forming the wiring structure |
US6492256B2 (en) * | 1997-07-28 | 2002-12-10 | United Microelectronics Corp. | Method for forming an interconnect structure with air gap compatible with unlanded vias |
US6492732B2 (en) * | 1997-07-28 | 2002-12-10 | United Microelectronics Corp. | Interconnect structure with air gap compatible with unlanded vias |
US6066267A (en) * | 1997-09-18 | 2000-05-23 | International Business Machines Corporation | Etching of silicon nitride |
GB2330001A (en) * | 1997-10-06 | 1999-04-07 | United Microelectronics Corp | Multilevel interconnect with air dielectric |
FR2770028A1 (en) * | 1997-10-06 | 1999-04-23 | United Microelectronics Corp | Multilevel interconnect structure for high density integrated circuit devices, integrated circuit memories |
GB2330001B (en) * | 1997-10-06 | 1999-09-01 | United Microelectronics Corp | Method of forming an integrated circuit device |
US6548107B2 (en) | 1997-10-09 | 2003-04-15 | Micron Technology, Inc. | Methods of forming an insulating material proximate a substrate, and methods of forming an insulating material between components of an integrated circuit |
US6251470B1 (en) | 1997-10-09 | 2001-06-26 | Micron Technology, Inc. | Methods of forming insulating materials, and methods of forming insulating materials around a conductive component |
US6156374A (en) * | 1997-10-09 | 2000-12-05 | Micron Technology, Inc. | Method of forming insulating material between components of an integrated circuit |
US7262503B2 (en) | 1997-10-09 | 2007-08-28 | Micron Technology, Inc. | Semiconductor constructions |
US6355299B1 (en) | 1997-10-09 | 2002-03-12 | Micron Technology, Inc. | Methods of transforming a material to form an insulating material between components of an integrated circuit |
US6501179B2 (en) | 1997-10-09 | 2002-12-31 | Micron Technology, Inc. | Constructions comprising insulative materials |
US6352933B1 (en) | 1997-10-09 | 2002-03-05 | Micron Technology, Inc. | Methods of forming insulating materials between conductive components and methods of forming insulating materials around a conductive component |
US6313046B1 (en) * | 1997-10-09 | 2001-11-06 | Micron Technology, Inc. | Method of forming materials between conductive electrical components, and insulating materials |
US6812160B2 (en) * | 1997-10-09 | 2004-11-02 | Micron Technology, Inc. | Methods of forming materials between conductive electrical components, and insulating materials |
US7112542B2 (en) * | 1997-10-09 | 2006-09-26 | Micron Technology, Inc. | Methods of forming materials between conductive electrical components, and insulating materials |
US20030134503A1 (en) * | 1997-10-09 | 2003-07-17 | Werner Juengling | Methods of forming materials between conductive electrical components, and insulating materials |
US6333556B1 (en) | 1997-10-09 | 2001-12-25 | Micron Technology, Inc. | Insulating materials |
NL1007464C2 (en) * | 1997-11-06 | 1999-05-07 | United Microelectronics Corp | Multilevel interconnect structure for high density integrated circuit devices, integrated circuit memories |
US6033996A (en) * | 1997-11-13 | 2000-03-07 | International Business Machines Corporation | Process for removing etching residues, etching mask and silicon nitride and/or silicon dioxide |
US6150282A (en) * | 1997-11-13 | 2000-11-21 | International Business Machines Corporation | Selective removal of etching residues |
US6396146B2 (en) * | 1997-11-20 | 2002-05-28 | Kabushiki Kaisha Toshiba | Semiconductor device and its manufacturing method |
US6136687A (en) * | 1997-11-26 | 2000-10-24 | Integrated Device Technology, Inc. | Method of forming air gaps for reducing interconnect capacitance |
US6248168B1 (en) | 1997-12-15 | 2001-06-19 | Tokyo Electron Limited | Spin coating apparatus including aging unit and solvent replacement unit |
US7205024B2 (en) | 1997-12-15 | 2007-04-17 | Tokyo Electron Limited | Method of coating film, coating unit, aging unit, solvent replacement unit, and apparatus for coating film |
US6726775B2 (en) | 1997-12-15 | 2004-04-27 | Tokyo Electron Limited | Method of coating film, coating unit, aging unit, solvent replacement unit, and apparatus for coating film |
US20030196595A1 (en) * | 1997-12-15 | 2003-10-23 | Tokyo Electron Limited | Method of coating film, coating unit, aging unit, solvent replacement unit, and apparatus for coating film |
US20060292298A1 (en) * | 1997-12-15 | 2006-12-28 | Tokyo Electron Limited | Method of coating film, coating unit, aging unit, solvent replacement unit, and apparatus for coating film |
US6589339B2 (en) | 1997-12-15 | 2003-07-08 | Tokyo Electron Limited | Method of coating film, coating unit, aging unit, solvent replacement unit, and apparatus for coating film |
US6169664B1 (en) * | 1998-01-05 | 2001-01-02 | Texas Instruments Incorporated | Selective performance enhancements for interconnect conducting paths |
US6057202A (en) * | 1998-01-16 | 2000-05-02 | Windbond Electronics Corp. | Method for manufacturing an inductor with resonant frequency and Q value increased in semiconductor process |
US6025260A (en) * | 1998-02-05 | 2000-02-15 | Integrated Device Technology, Inc. | Method for fabricating air gap with borderless contact |
US6232647B1 (en) | 1998-02-05 | 2001-05-15 | Integrated Device Technology, Inc. | Air gap with borderless contact |
US7626238B2 (en) | 1998-02-25 | 2009-12-01 | Micron Technology, Inc. | Semiconductor devices having antireflective material |
US6878507B2 (en) | 1998-02-25 | 2005-04-12 | Micron Technology, Inc. | Semiconductor processing methods |
US7804115B2 (en) | 1998-02-25 | 2010-09-28 | Micron Technology, Inc. | Semiconductor constructions having antireflective portions |
US20070238207A1 (en) * | 1998-02-25 | 2007-10-11 | Richard Holscher | Semiconductor constructions |
US7825443B2 (en) | 1998-02-25 | 2010-11-02 | Micron Technology, Inc. | Semiconductor constructions |
US6794754B2 (en) | 1998-03-31 | 2004-09-21 | Hiroshi Morisaki | Semiconductor device with porous interlayer insulating film |
US7265064B2 (en) | 1998-03-31 | 2007-09-04 | Semiconductor Technology Academic Research Center | Semiconductor device with porous interlayer insulating film |
US6566756B1 (en) * | 1998-03-31 | 2003-05-20 | Semiconductor Technology Academic Research Center | Semiconductor device with porous interlayer film of a range of average diameter having partially closed holes |
US6812163B2 (en) | 1998-03-31 | 2004-11-02 | Semiconductor Technology Academic Research Center | Semiconductor device with porous interlayer insulating film |
US20050032256A1 (en) * | 1998-03-31 | 2005-02-10 | Semiconductor Technology Academic Research Center | Semiconductor device with porous interlayer insulating film |
US6523494B1 (en) | 1998-04-07 | 2003-02-25 | Applied Materials, Inc. | Apparatus for depositing low dielectric constant oxide film |
US6149987A (en) * | 1998-04-07 | 2000-11-21 | Applied Materials, Inc. | Method for depositing low dielectric constant oxide films |
US6509386B1 (en) | 1998-06-05 | 2003-01-21 | Georgia Tech Research Corporation | Porous insulating compounds and method for making same |
US6162838A (en) * | 1998-06-05 | 2000-12-19 | Georgia Tech Research Corporation | Porous insulating compounds and method for making same |
US6333141B1 (en) | 1998-07-08 | 2001-12-25 | International Business Machines Corporation | Process for manufacture of integrated circuit device using inorganic/organic matrix comprising polymers of three dimensional architecture |
US6093636A (en) * | 1998-07-08 | 2000-07-25 | International Business Machines Corporation | Process for manufacture of integrated circuit device using a matrix comprising porous high temperature thermosets |
US6858526B2 (en) | 1998-07-14 | 2005-02-22 | Micron Technology, Inc. | Methods of forming materials between conductive electrical components, and insulating materials |
US6117796A (en) * | 1998-08-13 | 2000-09-12 | International Business Machines Corporation | Removal of silicon oxide |
US6200891B1 (en) | 1998-08-13 | 2001-03-13 | International Business Machines Corporation | Removal of dielectric oxides |
US20040198016A1 (en) * | 1998-09-02 | 2004-10-07 | Eldridge Jerome Michael | Methods of forming void regions, dielectric regions and capacitor constructions |
US6902984B2 (en) * | 1998-09-02 | 2005-06-07 | Micron Technology, Inc. | Methods of forming void regions, dielectric regions and capacitor constructions |
US6461950B2 (en) | 1998-09-03 | 2002-10-08 | Micron Technology, Inc. | Semiconductor processing methods, semiconductor circuitry, and gate stacks |
US6727173B2 (en) | 1998-09-03 | 2004-04-27 | Micron Technology, Inc. | Semiconductor processing methods of forming an utilizing antireflective material layers, and methods of forming transistor gate stacks |
US7576400B1 (en) | 1998-09-03 | 2009-08-18 | Micron Technology, Inc. | Circuitry and gate stacks |
US20040180537A1 (en) * | 1998-09-03 | 2004-09-16 | Micron Technology, Inc. | Semiconductor processing methods of forming and utilizing antireflective material layers, and methods of forming transistor gate stacks |
US7151054B2 (en) | 1998-09-03 | 2006-12-19 | Micron Technology, Inc. | Semiconductor processing methods of forming and utilizing antireflective material layers, and methods of forming transistor gate stacks |
EP1014439A1 (en) * | 1998-10-05 | 2000-06-28 | STMicroelectronics SA | Method of manufacturing an inter- or intra-metal dielectric comprising air in an integrated circuit |
US6812113B1 (en) | 1998-10-05 | 2004-11-02 | Stmicroelectronics Sa | Process for achieving intermetallic and/or intrametallic air isolation in an integrated circuit, and integrated circuit obtained |
FR2784230A1 (en) * | 1998-10-05 | 2000-04-07 | St Microelectronics Sa | Air insulation formation between IC metallization level conductors, to produce intra- and inter-metal insulation comprises depositing and eliminating polycrystalline germanium to form air-filled interconnection spaces |
US6180507B1 (en) * | 1998-10-14 | 2001-01-30 | United Silicon Incorporated | Method of forming interconnections |
US6268261B1 (en) * | 1998-11-03 | 2001-07-31 | International Business Machines Corporation | Microprocessor having air as a dielectric and encapsulated lines and process for manufacture |
US6429522B2 (en) | 1998-11-03 | 2002-08-06 | International Business Machines Corporation | Microprocessor having air as a dielectric and encapsulated lines |
EP1014440A2 (en) * | 1998-12-21 | 2000-06-28 | Chartered Semiconductor Manufacturing Pte Ltd. | Area array air gap structure for intermetal dielectric application |
EP1014440A3 (en) * | 1998-12-21 | 2003-11-12 | Chartered Semiconductor Manufacturing Pte Ltd. | Area array air gap structure for intermetal dielectric application |
US6268276B1 (en) | 1998-12-21 | 2001-07-31 | Chartered Semiconductor Manufacturing Ltd. | Area array air gap structure for intermetal dielectric application |
SG85632A1 (en) * | 1998-12-21 | 2002-01-15 | Chartered Semiconductor Mfg | Area array air gap structure for intermetal dielectric application |
US7279118B2 (en) | 1998-12-23 | 2007-10-09 | Micron Technology, Inc. | Compositions of matter and barrier layer compositions |
US6828683B2 (en) | 1998-12-23 | 2004-12-07 | Micron Technology, Inc. | Semiconductor devices, and semiconductor processing methods |
US6159842A (en) * | 1999-01-11 | 2000-12-12 | Taiwan Semiconductor Manufacturing Company | Method for fabricating a hybrid low-dielectric-constant intermetal dielectric (IMD) layer with improved reliability for multilevel interconnections |
US7235499B1 (en) | 1999-01-20 | 2007-06-26 | Micron Technology, Inc. | Semiconductor processing methods |
US6071805A (en) * | 1999-01-25 | 2000-06-06 | Chartered Semiconductor Manufacturing, Ltd. | Air gap formation for high speed IC processing |
EP1022777A1 (en) * | 1999-01-25 | 2000-07-26 | Chartered Semiconductor Manufacturing Pte Ltd. | Air gap formation between metal leads for high speed IC processing |
US6399666B1 (en) | 1999-01-27 | 2002-06-04 | International Business Machines Corporation | Insulative matrix material |
SG82005A1 (en) * | 1999-02-05 | 2001-07-24 | Chartered Semiconductor Mfg | Novel formation of low k dielectric |
US6150232A (en) * | 1999-02-05 | 2000-11-21 | Chartered Semiconductor Manufacturing Ltd. | Formation of low k dielectric |
US6022802A (en) * | 1999-03-18 | 2000-02-08 | Taiwan Semiconductor Manufacturing Company | Low dielectric constant intermetal dielectric (IMD) by formation of air gap between metal lines |
WO2000060652A1 (en) * | 1999-03-30 | 2000-10-12 | Citizen Watch Co., Ltd. | Method for fabricating thin-film substrate and thin-film substrate fabricated by the method |
US6713235B1 (en) | 1999-03-30 | 2004-03-30 | Citizen Watch Co., Ltd. | Method for fabricating thin-film substrate and thin-film substrate fabricated by the method |
US6130151A (en) * | 1999-05-07 | 2000-10-10 | Taiwan Semiconductor Manufacturing Company | Method of manufacturing air gap in multilevel interconnection |
US6472719B1 (en) | 1999-05-07 | 2002-10-29 | Taiwan Semiconductor Manufacturing Company | Method of manufacturing air gap in multilevel interconnection |
US6306754B1 (en) | 1999-06-29 | 2001-10-23 | Micron Technology, Inc. | Method for forming wiring with extremely low parasitic capacitance |
US6251798B1 (en) * | 1999-07-26 | 2001-06-26 | Chartered Semiconductor Manufacturing Company | Formation of air gap structures for inter-metal dielectric application |
SG84559A1 (en) * | 1999-07-26 | 2001-11-20 | Chartered Semiconductor Mfg | Formation of air gap structures for inter-metal dielectric application |
US6350679B1 (en) | 1999-08-03 | 2002-02-26 | Micron Technology, Inc. | Methods of providing an interlevel dielectric layer intermediate different elevation conductive metal layers in the fabrication of integrated circuitry |
US6844255B2 (en) | 1999-08-03 | 2005-01-18 | Micron Technology, Inc. | Methods of providing an interlevel dielectric layer intermediate different elevation conductive metal layers in the fabrication of integrated circuitry |
US20030068879A1 (en) * | 1999-08-03 | 2003-04-10 | Mcdaniel Terrence | Methods of providing an interlevel dielectric layer intermediate different elevation conductive metal layers in the fabrication of integrated circuitry |
US7335965B2 (en) | 1999-08-25 | 2008-02-26 | Micron Technology, Inc. | Packaging of electronic chips with air-bridge structures |
US7387912B2 (en) | 1999-08-25 | 2008-06-17 | Micron Technology, Inc. | Packaging of electronic chips with air-bridge structures |
US6140249A (en) * | 1999-08-27 | 2000-10-31 | Micron Technology, Inc. | Low dielectric constant dielectric films and process for making the same |
US6331493B1 (en) | 1999-08-27 | 2001-12-18 | Micron Technology, Inc. | Process for making low dielectric constant dielectric films |
US6258724B1 (en) | 1999-08-27 | 2001-07-10 | Micron Technology, Inc. | Low dielectric constant dielectric films and process for making the same |
EP1081763A3 (en) * | 1999-08-30 | 2004-05-06 | Chartered Semiconductor Manufacturing Pte Ltd. | Method to trap air for improving the quality factor (Q) of RF inductors in CMOS technology |
EP1081763A2 (en) * | 1999-08-30 | 2001-03-07 | Chartered Semiconductor Manufacturing Pte Ltd. | Method to trap air for improving the quality factor (Q) of RF inductors in CMOS technology |
US6458687B1 (en) | 1999-08-31 | 2002-10-01 | Micron Technology, Inc. | Method for forming conductive structures |
US6121131A (en) * | 1999-08-31 | 2000-09-19 | Micron Technology, Inc. | Method for forming conductive structures |
US7521354B2 (en) | 1999-09-01 | 2009-04-21 | Micron Technology, Inc. | Low k interlevel dielectric layer fabrication methods |
US7078356B2 (en) | 1999-09-01 | 2006-07-18 | Micron Technology, Inc. | Low K interlevel dielectric layer fabrication methods |
US7067415B2 (en) | 1999-09-01 | 2006-06-27 | Micron Technology, Inc. | Low k interlevel dielectric layer fabrication methods |
US6211057B1 (en) | 1999-09-03 | 2001-04-03 | Taiwan Semiconductor Manufacturing Company | Method for manufacturing arch air gap in multilevel interconnection |
US6563190B1 (en) * | 1999-09-27 | 2003-05-13 | Samsung Electronics Co., Ltd | Capacitor array preventing crosstalk between adjacent capacitors in semiconductor device |
US20030168717A1 (en) * | 1999-09-27 | 2003-09-11 | Hae-Jeong Lee | Method for fabricating capacitor array preventing crosstalk between adjacent capacitors in semiconductor device |
US7052967B2 (en) | 1999-09-27 | 2006-05-30 | Samsung Electronics Co., Ltd. | Method for fabricating capacitor array preventing crosstalk between adjacent capacitors in semiconductor device |
US7112866B2 (en) | 1999-10-14 | 2006-09-26 | Chartered Semiconductor Manufacturing Ltd. | Method to form a cross network of air gaps within IMD layer |
SG91267A1 (en) * | 1999-10-14 | 2002-09-17 | Chartered Semiconductor Mfg | A new method to form a cross network of air gaps within imd layer |
US6730571B1 (en) * | 1999-10-14 | 2004-05-04 | Chartered Semiconductor Manufacturing Ltd. | Method to form a cross network of air gaps within IMD layer |
US20040175896A1 (en) * | 1999-10-14 | 2004-09-09 | Chartered Semiconductor Manufacturing Ltd. | Method to form a cross network of air gaps within IMD layer |
US6277705B1 (en) * | 1999-12-20 | 2001-08-21 | United Microelectronics Corp. | Method for fabricating an air-gap with a hard mask |
US6451669B2 (en) * | 1999-12-24 | 2002-09-17 | Stmicroelectronics S.A. | Method of forming insulated metal interconnections in integrated circuits |
US7078328B2 (en) | 2000-01-18 | 2006-07-18 | Micron Technology, Inc. | Semiconductor processing methods of transferring patterns from patterned photoresists to materials, and structures comprising silicon nitride |
US6440860B1 (en) | 2000-01-18 | 2002-08-27 | Micron Technology, Inc. | Semiconductor processing methods of transferring patterns from patterned photoresists to materials, and structures comprising silicon nitride |
US6858523B2 (en) | 2000-01-18 | 2005-02-22 | Micron Technology, Inc. | Semiconductor processing methods of transferring patterns from patterned photoresists to materials, and structures comprising silicon nitride |
US7638436B2 (en) | 2000-01-18 | 2009-12-29 | Micron Technology, Inc. | Semiconductor processing methods of transferring patterns from patterned photoresists to materials |
US7435688B2 (en) | 2000-01-18 | 2008-10-14 | Micron Technology, Inc. | Semiconductor processing methods of transferring patterns from patterned photoresists to materials, and structures comprising silicon nitride |
US7045277B2 (en) | 2000-01-18 | 2006-05-16 | Micron Technology, Inc. | Semiconductor processing methods of transferring patterns from patterned photoresists to materials, and structures comprising silicon nitride |
US7208805B2 (en) | 2000-01-18 | 2007-04-24 | Micron Technology, Inc. | Structures comprising a layer free of nitrogen between silicon nitride and photoresist |
US6261942B1 (en) | 2000-01-24 | 2001-07-17 | Chartered Semiconductor Manufacturing Ltd. | Dual metal-oxide layer as air bridge |
SG84612A1 (en) * | 2000-01-24 | 2001-11-20 | Chartered Semiconductor Mfg | A novel dual metal-oxide layer as air bridge |
US6953983B2 (en) * | 2000-02-14 | 2005-10-11 | Micron Technology, Inc. | Low dielectric constant STI with SOI devices |
US20040152278A1 (en) * | 2000-02-14 | 2004-08-05 | Micron Technology, Inc. | Low dielectric constant STI with SOI devices |
US7335462B2 (en) | 2000-02-17 | 2008-02-26 | Applied Materials, Inc. | Method of depositing an amorphous carbon layer |
US20050233257A1 (en) * | 2000-02-17 | 2005-10-20 | Applied Materials, Inc. | Photolithography scheme using a silicon containing resist |
US20030091938A1 (en) * | 2000-02-17 | 2003-05-15 | Applied Materials, Inc. | Method of depositing an amorphous carbon layer |
US7223526B2 (en) | 2000-02-17 | 2007-05-29 | Applied Materials, Inc. | Method of depositing an amorphous carbon layer |
US6841341B2 (en) | 2000-02-17 | 2005-01-11 | Applied Materials, Inc. | Method of depositing an amorphous carbon layer |
US7332262B2 (en) | 2000-02-17 | 2008-02-19 | Applied Materials, Inc. | Photolithography scheme using a silicon containing resist |
US20050112509A1 (en) * | 2000-02-17 | 2005-05-26 | Kevin Fairbairn | Method of depositing an amrphous carbon layer |
US7235865B2 (en) * | 2000-03-07 | 2007-06-26 | Micron Technology, Inc. | Methods for making nearly planar dielectric films in integrated circuits |
US7125800B2 (en) | 2000-03-07 | 2006-10-24 | Micron Technology, Inc. | Methods for making nearly planar dielectric films in integrated circuits |
US20060246736A1 (en) * | 2000-03-07 | 2006-11-02 | Micron Technology, Inc. | Methods for making nearly planar dielectric films in integrated circuits |
US20040061196A1 (en) * | 2000-03-07 | 2004-04-01 | Micron Technology, Inc. | Methods for making nearly planar dielectric films in integrated circuits |
US20060261435A1 (en) * | 2000-03-07 | 2006-11-23 | Micron Technology, Inc. | Methods for making nearly planar dielectric films in integrated circuits |
US20060001022A1 (en) * | 2000-03-07 | 2006-01-05 | Micron Technology, Inc. | Methods for making nearly planar dielectric films in integrated circuits |
US20050023695A1 (en) * | 2000-03-07 | 2005-02-03 | Micron Technology, Inc. | Methods for making nearly planar dielectric films in integrated circuits |
US6228770B1 (en) | 2000-03-21 | 2001-05-08 | Chartered Semiconductor Manufacturing Ltd. | Method to form self-sealing air gaps between metal interconnects |
SG85734A1 (en) * | 2000-04-17 | 2002-01-15 | Chartered Semiconductor Mfg | Method for forming an air gap as a low dielectric constant material using buckminsterfullerene as a porogen in an air bridge or a sacrificial layer |
SG107557A1 (en) * | 2000-04-17 | 2004-12-29 | Chartered Semiconductor Mfg | Novel air bridge process for forming air gaps |
US6265321B1 (en) | 2000-04-17 | 2001-07-24 | Chartered Semiconductor Manufacturing Ltd. | Air bridge process for forming air gaps |
US6287979B1 (en) | 2000-04-17 | 2001-09-11 | Chartered Semiconductor Manufacturing Ltd. | Method for forming an air gap as low dielectric constant material using buckminsterfullerene as a porogen in an air bridge or a sacrificial layer |
US6967072B2 (en) | 2000-06-08 | 2005-11-22 | Applied Materials, Inc. | Photolithography scheme using a silicon containing resist |
US20020001778A1 (en) * | 2000-06-08 | 2002-01-03 | Applied Materials, Inc. | Photolithography scheme using a silicon containing resist |
US6445072B1 (en) | 2000-07-17 | 2002-09-03 | Advanced Micro Devices, Inc. | Deliberate void in innerlayer dielectric gapfill to reduce dielectric constant |
WO2002007213A1 (en) * | 2000-07-17 | 2002-01-24 | Advanced Micro Devices, Inc. | Deliberate void in innerlayer dielectric gapfill to reduce dielectric constant |
US6524944B1 (en) * | 2000-07-17 | 2003-02-25 | Advanced Micro Devices, Inc. | Low k ILD process by removable ILD |
US7107777B2 (en) | 2000-07-24 | 2006-09-19 | Micro Technology, Inc. | MEMS heat pumps for integrated circuit heat dissipation |
US20040031594A1 (en) * | 2000-07-24 | 2004-02-19 | Venkateshwaran Vaiyapuri | MEMS heat pumps for integrated circuit heat dissipation |
US20040031281A1 (en) * | 2000-07-24 | 2004-02-19 | Venkateshwaran Vaiyapuri | MEMS heat pumps for integrated circuit heat dissipation |
US20060236710A1 (en) * | 2000-07-24 | 2006-10-26 | Venkateshwaran Vaiyapuri | MEMS heat pumps for integrated circuit heat dissipation |
US20060236711A1 (en) * | 2000-07-24 | 2006-10-26 | Venkateshwaran Vaiyapuri | MEMS heat pumps for integrated circuit heat dissipation |
US6629425B2 (en) | 2000-07-24 | 2003-10-07 | Micron Technology, Inc. | MEMS heat pumps for integrated circuit heat dissipation |
US20060189022A1 (en) * | 2000-07-24 | 2006-08-24 | Venkateshwaran Vaiyapuri | MEMS heat pumps for integrated circuit heat dissipation |
US7084004B2 (en) | 2000-07-24 | 2006-08-01 | Micron Technology, Inc. | MEMS heat pumps for integrated circuit heat dissipation |
US6753270B1 (en) | 2000-08-04 | 2004-06-22 | Applied Materials Inc. | Process for depositing a porous, low dielectric constant silicon oxide film |
WO2002019420A2 (en) * | 2000-08-31 | 2002-03-07 | Georgia Tech Research Corporation | Fabrication of semiconductor devices with air gaps for ultra low capacitance interconnection structures |
US6888249B2 (en) | 2000-08-31 | 2005-05-03 | Georgia Tech Research Corporation | Fabrication of semiconductor devices with air gaps for ultra low capacitance interconnections and methods of making same |
US20040038513A1 (en) * | 2000-08-31 | 2004-02-26 | Kohl Paul Albert | Fabrication of semiconductor devices with air gaps for ultra low capacitance interconnections and methods of making same |
US6610593B2 (en) | 2000-08-31 | 2003-08-26 | Georgia Tech Research Corporation | Fabrication of semiconductor device with air gaps for ultra low capacitance interconnections and methods of making same |
WO2002019420A3 (en) * | 2000-08-31 | 2003-05-15 | Georgia Tech Res Inst | Fabrication of semiconductor devices with air gaps for ultra low capacitance interconnection structures |
US6346484B1 (en) | 2000-08-31 | 2002-02-12 | International Business Machines Corporation | Method for selective extraction of sacrificial place-holding material used in fabrication of air gap-containing interconnect structures |
US6562732B2 (en) | 2000-09-01 | 2003-05-13 | Koninklijke Philips Electronics N.V. | Method of manufacturing a semiconductor device |
KR100817956B1 (en) | 2000-09-01 | 2008-03-31 | 엔엑스피 비 브이 | Method of manufacturing a semiconductor device having a porous dielectric layer and air gaps |
WO2002019416A1 (en) * | 2000-09-01 | 2002-03-07 | Koninklijke Philips Electronics N.V. | Method of manufacturing a semiconductor device having a porous dielectric layer and air gaps |
US6380106B1 (en) | 2000-11-27 | 2002-04-30 | Chartered Semiconductor Manufacturing Inc. | Method for fabricating an air gap metallization scheme that reduces inter-metal capacitance of interconnect structures |
EP1209739A2 (en) * | 2000-11-27 | 2002-05-29 | Chartered Semiconductor Manufacturing, Inc. | Method for fabricating intermetal dielectric structures including air-gaps between metal leads |
EP1209739A3 (en) * | 2000-11-27 | 2004-02-11 | Chartered Semiconductor Manufacturing, Inc. | Method for fabricating intermetal dielectric structures including air-gaps between metal leads |
US6475898B2 (en) * | 2000-12-11 | 2002-11-05 | Stmicroelectronics S.R.L. | Method of forming interconnectings in semiconductor devices |
US20020132468A1 (en) * | 2000-12-20 | 2002-09-19 | Wong Lawrence D. | Structural reinforcement of highly porous low k dielectric films by Cu diffusion barrier structures |
US6432811B1 (en) * | 2000-12-20 | 2002-08-13 | Intel Corporation | Method of forming structural reinforcement of highly porous low k dielectric films by Cu diffusion barrier structures |
US7115995B2 (en) | 2000-12-20 | 2006-10-03 | Intel Corporation | Structural reinforcement of highly porous low k dielectric films by Cu diffusion barrier structures |
US20050052722A1 (en) * | 2001-06-25 | 2005-03-10 | Loo Leslie S. S. | Air gaps for optical applications |
US7227678B2 (en) | 2001-06-25 | 2007-06-05 | Massachusetts Institute Of Technology | Air gaps for optical applications |
US8027746B2 (en) | 2001-07-27 | 2011-09-27 | Applied Materials, Inc. | Atomic layer deposition apparatus |
US9031685B2 (en) | 2001-07-27 | 2015-05-12 | Applied Materials, Inc. | Atomic layer deposition apparatus |
US8626330B2 (en) | 2001-07-27 | 2014-01-07 | Applied Materials, Inc. | Atomic layer deposition apparatus |
US7660644B2 (en) | 2001-07-27 | 2010-02-09 | Applied Materials, Inc. | Atomic layer deposition apparatus |
US7860597B2 (en) | 2001-07-27 | 2010-12-28 | Applied Materials, Inc. | Atomic layer deposition apparatus |
US7413971B2 (en) * | 2001-12-13 | 2008-08-19 | Steinhoegl Werner | Method of producing a layered arrangement and layered arrangement |
DE10161312A1 (en) * | 2001-12-13 | 2003-07-10 | Infineon Technologies Ag | Method for producing a layer arrangement and layer arrangement |
US20050196950A1 (en) * | 2001-12-13 | 2005-09-08 | Werner Steinhogl | Method of producing layered assembly and a layered assembly |
US7148156B2 (en) | 2002-03-29 | 2006-12-12 | Applied Materials, Inc. | Removable amorphous carbon CMP stop |
US7507677B2 (en) | 2002-03-29 | 2009-03-24 | Applied Materials, Inc. | Removable amorphous carbon CMP stop |
US20030186477A1 (en) * | 2002-03-29 | 2003-10-02 | Applied Materials, Inc. | Removable amorphous carbon CMP stop |
US6852647B2 (en) | 2002-03-29 | 2005-02-08 | Applied Materials, Inc. | Removable amorphous carbon CMP stop |
US20050191848A1 (en) * | 2002-03-29 | 2005-09-01 | Bencher Christopher D. | Removable amorphous carbon CMP stop |
WO2003085719A2 (en) | 2002-04-02 | 2003-10-16 | Dow Global Technologies Inc. | Process for making air gap containing semiconducting devices and resulting semiconducting device |
US20050124172A1 (en) * | 2002-04-02 | 2005-06-09 | Townsend Iii Paul H. | Process for making air gap containing semiconducting devices and resulting semiconducting device |
US6946382B2 (en) | 2002-04-02 | 2005-09-20 | Dow Global Technologies Inc. | Process for making air gap containing semiconducting devices and resulting semiconducting device |
US20030224591A1 (en) * | 2002-05-31 | 2003-12-04 | Applied Materials, Inc. | Airgap for semiconductor devices |
US6780753B2 (en) * | 2002-05-31 | 2004-08-24 | Applied Materials Inc. | Airgap for semiconductor devices |
WO2004001842A3 (en) * | 2002-06-20 | 2004-03-11 | Infineon Technologies Ag | Layer assembly and method for producing a layer assembly |
DE10227615A1 (en) * | 2002-06-20 | 2004-01-15 | Infineon Technologies Ag | Layer arrangement and method for producing a layer arrangement |
US20060014374A1 (en) * | 2002-06-20 | 2006-01-19 | Hans-Joachim Barth | Layer assembly and method for producing a layer assembly |
WO2004001842A2 (en) * | 2002-06-20 | 2003-12-31 | Infineon Technologies Ag | Layer assembly and method for producing a layer assembly |
US7157387B2 (en) * | 2002-07-18 | 2007-01-02 | Micron Technologies, Inc. | Techniques to create low K ILD for BEOL |
US7190043B2 (en) | 2002-07-18 | 2007-03-13 | Micron Technology, Inc. | Techniques to create low K ILD for beol |
US20050026388A1 (en) * | 2002-07-18 | 2005-02-03 | Micron Technology, Inc. | Techniques to create low K ILD for BEOL |
US20050029609A1 (en) * | 2002-07-18 | 2005-02-10 | Micron Technology, Inc. | Techniques to create low K ILD for beol |
US20060292858A1 (en) * | 2002-07-18 | 2006-12-28 | Micron Technology, Inc. | Techniques to create low K ILD for beol |
US7492030B2 (en) | 2002-07-18 | 2009-02-17 | Micron Technology, Inc. | Techniques to create low K ILD forming voids between metal lines |
US7256127B2 (en) | 2002-09-13 | 2007-08-14 | Shipley Company, L.L.C. | Air gap formation |
US20080038518A1 (en) * | 2002-09-13 | 2008-02-14 | Shipley Company, L.L.C. | Air gap formation |
US20040137728A1 (en) * | 2002-09-13 | 2004-07-15 | Shipley Company, L.L.C. | Air gap formation |
EP1398831A3 (en) * | 2002-09-13 | 2008-02-20 | Shipley Co. L.L.C. | Air gaps formation |
EP1398831A2 (en) * | 2002-09-13 | 2004-03-17 | Shipley Co. L.L.C. | Air gaps formation |
US7723850B2 (en) | 2002-09-13 | 2010-05-25 | Rohm And Haas Electronic Materials Llc | Electronic devices having air gaps |
US20040130032A1 (en) * | 2002-09-24 | 2004-07-08 | Shipley Company, L.L.C. | Electronic device manufacture |
US20050164489A1 (en) * | 2002-09-26 | 2005-07-28 | Grant Kloster | Creating air gap in multi-level metal interconnects using electron beam to remove sacrificial material |
US20040075159A1 (en) * | 2002-10-17 | 2004-04-22 | Nantero, Inc. | Nanoscopic tunnel |
US20040087162A1 (en) * | 2002-10-17 | 2004-05-06 | Nantero, Inc. | Metal sacrificial layer |
EP1418618A2 (en) * | 2002-10-29 | 2004-05-12 | JSR Corporation | Method of forming cavites between multilayered wirings |
EP1418618A3 (en) * | 2002-10-29 | 2008-01-23 | JSR Corporation | Method of forming cavites between multilayered wirings |
US7585785B2 (en) | 2003-02-05 | 2009-09-08 | Dow Global Technologies | Sacrificial benzocyclobutene copolymers for making air gap semiconductor devices |
US20060246681A1 (en) * | 2003-02-05 | 2006-11-02 | Youngfu Li | Sacrificial benzocyclobutene/norbornene polymers for making air gap semiconductor devices |
US20060264065A1 (en) * | 2003-02-05 | 2006-11-23 | So Ying H | Sacrificial styrene benzocyclobutene copolymers for making air gap semiconductor devices |
US7598114B2 (en) | 2003-02-05 | 2009-10-06 | Dow Global Technologies Inc. | Sacrificial benzocyclobutene/norbornene polymers for making air gap semiconductor devices |
US20060292892A1 (en) * | 2003-02-05 | 2006-12-28 | Kirchhoff Robert A | Sacrificial benzocyclobutene copolymers for making air gap semiconductor devices |
US7172980B2 (en) | 2003-02-18 | 2007-02-06 | Stmicroelectronics Sa | Process for fabricating an integrated electronic circuit that incorporates air gaps |
US20040229454A1 (en) * | 2003-02-18 | 2004-11-18 | Stmicroelectronics Sa | Process for fabricating an integrated electronic circuit that incorporates air gaps |
FR2851373A1 (en) * | 2003-02-18 | 2004-08-20 | St Microelectronics Sa | Integrated electronic circuit fabricating method, involves forming air-gap by retraction of part of silicon-di-oxide by keeping permeable material in contact with retraction agent of silicon-di-oxide |
US7405454B2 (en) | 2003-03-04 | 2008-07-29 | Micron Technology, Inc. | Electronic apparatus with deposited dielectric layers |
US20060196843A1 (en) * | 2003-04-04 | 2006-09-07 | Hrl Laboratories, Llc | Process for fabricating monolithic membrane substrate structures with well-controlled air gaps |
US20040197526A1 (en) * | 2003-04-04 | 2004-10-07 | Hrl Laboratories, Llc | Process for fabricating monolithic membrane substrate structures with well-controlled air gaps |
US7128843B2 (en) | 2003-04-04 | 2006-10-31 | Hrl Laboratories, Llc | Process for fabricating monolithic membrane substrate structures with well-controlled air gaps |
US7238604B2 (en) * | 2003-04-24 | 2007-07-03 | Intel Corporation | Forming thin hard mask over air gap or porous dielectric |
US20040214427A1 (en) * | 2003-04-24 | 2004-10-28 | Kloster Grant M. | Forming thin hard mask over air gap or porous dielectric |
US20050181631A1 (en) * | 2003-05-15 | 2005-08-18 | Johnston Steven W. | Densifying a relatively porous material |
US20040229452A1 (en) * | 2003-05-15 | 2004-11-18 | Johnston Steven W. | Densifying a relatively porous material |
US7071126B2 (en) * | 2003-05-15 | 2006-07-04 | Intel Corporation | Densifying a relatively porous material |
WO2004107398A3 (en) * | 2003-05-27 | 2005-08-18 | Freescale Semiconductor Inc | Semiconductor device with an air gap formed using a photosensitive material |
WO2004107398A2 (en) * | 2003-05-27 | 2004-12-09 | Freescale Semiconductor, Inc. | Semiconductor device with an air gap formed using a photosensitive material |
US6693355B1 (en) | 2003-05-27 | 2004-02-17 | Motorola, Inc. | Method of manufacturing a semiconductor device with an air gap formed using a photosensitive material |
US7361991B2 (en) | 2003-09-19 | 2008-04-22 | International Business Machines Corporation | Closed air gap interconnect structure |
US7393776B2 (en) | 2003-09-19 | 2008-07-01 | International Business Machines Corporation | Method of forming closed air gap interconnects and structures formed thereby |
US7309649B2 (en) | 2003-09-19 | 2007-12-18 | International Business Machines Corporation | Method of forming closed air gap interconnects and structures formed thereby |
US20060267208A1 (en) * | 2003-09-19 | 2006-11-30 | Colburn Matthew E | Method of forming closed air gap interconnects and structures formed thereby |
US7018917B2 (en) | 2003-11-20 | 2006-03-28 | Asm International N.V. | Multilayer metallization |
US20050110145A1 (en) * | 2003-11-20 | 2005-05-26 | Kai-Erik Elers | Multilayer metallization |
US7084479B2 (en) | 2003-12-08 | 2006-08-01 | International Business Machines Corporation | Line level air gaps |
US20050127514A1 (en) * | 2003-12-08 | 2005-06-16 | Ibm | Line level air gaps |
US20060264036A1 (en) * | 2003-12-08 | 2006-11-23 | International Business Machines Corporation | Line level air gaps |
US20050287771A1 (en) * | 2004-03-05 | 2005-12-29 | Applied Materials, Inc. | Liquid precursors for the CVD deposition of amorphous carbon films |
US7407893B2 (en) | 2004-03-05 | 2008-08-05 | Applied Materials, Inc. | Liquid precursors for the CVD deposition of amorphous carbon films |
US20050199585A1 (en) * | 2004-03-12 | 2005-09-15 | Applied Materials, Inc. | Method of depositing an amorphous carbon film for metal etch hardmask application |
US20050202683A1 (en) * | 2004-03-12 | 2005-09-15 | Applied Materials, Inc. | Method of depositing an amorphous carbon film for etch hardmask application |
US7638440B2 (en) | 2004-03-12 | 2009-12-29 | Applied Materials, Inc. | Method of depositing an amorphous carbon film for etch hardmask application |
US20050199013A1 (en) * | 2004-03-12 | 2005-09-15 | Applied Materials, Inc. | Use of amorphous carbon film as a hardmask in the fabrication of optical waveguides |
US7079740B2 (en) | 2004-03-12 | 2006-07-18 | Applied Materials, Inc. | Use of amorphous carbon film as a hardmask in the fabrication of optical waveguides |
US20090008788A1 (en) * | 2004-05-25 | 2009-01-08 | Stamper Anthony K | Method of forming a semiconductor device |
US7078814B2 (en) | 2004-05-25 | 2006-07-18 | International Business Machines Corporation | Method of forming a semiconductor device having air gaps and the structure so formed |
US20050275104A1 (en) * | 2004-05-25 | 2005-12-15 | International Business Machines Corporation | Method of forming a semiconductor device having air gaps and the structure so formed |
US7674705B2 (en) | 2004-05-25 | 2010-03-09 | International Business Machines Corporation | Method of forming a semiconductor device |
US20060166486A1 (en) * | 2004-05-25 | 2006-07-27 | International Business Machines Corporation | Method of forming a semiconductor device having air gaps and the structure so formed |
US7459389B2 (en) | 2004-05-25 | 2008-12-02 | International Business Machines Corporation | Method of forming a semiconductor device having air gaps and the structure so formed |
US7405637B1 (en) | 2004-06-29 | 2008-07-29 | Hrl Laboratories, Llc | Miniature tunable filter having an electrostatically adjustable membrane |
US20060081830A1 (en) * | 2004-10-14 | 2006-04-20 | Andreas Knorr | Air gaps between conductive lines for reduced RC delay of integrated circuits |
US7125782B2 (en) * | 2004-10-14 | 2006-10-24 | Infineon Technologies Ag | Air gaps between conductive lines for reduced RC delay of integrated circuits |
US20060118949A1 (en) * | 2004-12-02 | 2006-06-08 | Micron Technology, Inc. | Integrated circuit cooling system and method |
US7489034B2 (en) | 2004-12-02 | 2009-02-10 | Micron Technology, Inc. | Integrated circuit cooling system and method |
US20070023894A1 (en) * | 2004-12-02 | 2007-02-01 | Micron Technology, Inc. | Integrated circuit cooling system and method |
US7202562B2 (en) | 2004-12-02 | 2007-04-10 | Micron Technology, Inc. | Integrated circuit cooling system and method |
DE102005008476B4 (en) * | 2005-02-24 | 2006-12-21 | Infineon Technologies Ag | Guideway arrangement and associated production method |
US8877631B2 (en) | 2005-02-24 | 2014-11-04 | Infineon Technologies Ag | Interconnect arrangement and associated production methods |
US20110217839A1 (en) * | 2005-02-24 | 2011-09-08 | Manfred Engelhardt | Interconnect arrangement and associated production methods |
US20060199368A1 (en) * | 2005-02-24 | 2006-09-07 | Manfred Engelhardt | Interconnect arrangement and associated production methods |
US20060273065A1 (en) * | 2005-06-02 | 2006-12-07 | The Regents Of The University Of California | Method for forming free standing microstructures |
US8148235B2 (en) | 2005-06-13 | 2012-04-03 | Infineon Technologies Ag | Methods of manufacturing semiconductor devices |
US7629225B2 (en) | 2005-06-13 | 2009-12-08 | Infineon Technologies Ag | Methods of manufacturing semiconductor devices and structures thereof |
US20100144112A1 (en) * | 2005-06-13 | 2010-06-10 | Markus Naujok | Methods of Manufacturing Semiconductor Devices |
US20100032841A1 (en) * | 2005-06-13 | 2010-02-11 | Markus Naujok | Semiconductor Devices and Structures Thereof |
US9401322B2 (en) | 2005-06-13 | 2016-07-26 | Infineon Technologies Ag | Semiconductor devices and structures thereof |
EP2015355A3 (en) * | 2005-06-13 | 2010-01-06 | Infineon Technologies AG | Methods of manufacturing semiconductor structures with air dielectric |
US20060281295A1 (en) * | 2005-06-13 | 2006-12-14 | Markus Naujok | Methods of manufacturing semiconductor devices and structures thereof |
US8013364B2 (en) | 2005-06-13 | 2011-09-06 | Infineon Technologies Ag | Semiconductor devices and structures thereof |
US7861398B1 (en) | 2005-06-23 | 2011-01-04 | Hrl Laboratories, Llc | Method for fabricating a miniature tunable filter |
US8110879B2 (en) | 2005-07-08 | 2012-02-07 | Stmicroelectronics (Crolles 2) Sas | Controlling lateral distribution of air gaps in interconnects |
US20070037380A1 (en) * | 2005-07-08 | 2007-02-15 | Stmicroelectronics (Crolles 2) Sas | Controlling lateral distribution of air gaps in interconnects |
US7605071B2 (en) | 2005-07-08 | 2009-10-20 | Stmicroelectronics (Crolles 2) Sas | Controlling lateral distribution of air gaps in interconnects |
US20100038797A1 (en) * | 2005-07-08 | 2010-02-18 | Stmicroelectronics Sa | Controlling lateral distribution of air gaps in interconnects |
US8501563B2 (en) | 2005-07-20 | 2013-08-06 | Micron Technology, Inc. | Devices with nanocrystals and methods of formation |
US8921914B2 (en) | 2005-07-20 | 2014-12-30 | Micron Technology, Inc. | Devices with nanocrystals and methods of formation |
US7422975B2 (en) * | 2005-08-18 | 2008-09-09 | Sony Corporation | Composite inter-level dielectric structure for an integrated circuit |
US20070042589A1 (en) * | 2005-08-18 | 2007-02-22 | Takeshi Nogami | Composite inter-level dielectric structure for an integrated circuit |
US20070120263A1 (en) * | 2005-08-19 | 2007-05-31 | Zvonimir Gabric | Conductor track arrangement and associated production method |
DE102005039323B4 (en) * | 2005-08-19 | 2009-09-03 | Infineon Technologies Ag | Guideway arrangement and associated production method |
DE102005039323A1 (en) * | 2005-08-19 | 2007-02-22 | Infineon Technologies Ag | Conduction path arrangement for semiconductor technology, has support paths formed between substrate and conduction paths for supporting conduction paths |
US20080258319A1 (en) * | 2005-10-14 | 2008-10-23 | Sebastian Lang | Method for Preparing Diorganomagnesium-Containing Synthesis Means |
US20070259516A1 (en) * | 2006-05-08 | 2007-11-08 | International Business Machines Corporation | Multilayer interconnect structure containing air gaps and method for making |
US7534696B2 (en) | 2006-05-08 | 2009-05-19 | International Business Machines Corporation | Multilayer interconnect structure containing air gaps and method for making |
US20070286954A1 (en) * | 2006-06-13 | 2007-12-13 | Applied Materials, Inc. | Methods for low temperature deposition of an amorphous carbon layer |
CN101490825B (en) * | 2006-07-11 | 2012-07-04 | 国际商业机器公司 | An interconnect structure with dielectric air gaps |
WO2008008758A3 (en) * | 2006-07-11 | 2008-05-08 | Ibm | An interconnect structure with dielectric air gaps |
US20080030551A1 (en) * | 2006-08-02 | 2008-02-07 | Seiko Epson Corporation | Liquid jet head and its manufacturing method |
US7648229B2 (en) | 2006-08-02 | 2010-01-19 | Seiko Epson Corporation | Liquid jet head and its manufacturing method |
US20080182403A1 (en) * | 2007-01-26 | 2008-07-31 | Atif Noori | Uv curing of pecvd-deposited sacrificial polymer films for air-gap ild |
US20080182404A1 (en) * | 2007-01-29 | 2008-07-31 | Demos Alexandros T | Novel air gap integration scheme |
US7670924B2 (en) | 2007-01-29 | 2010-03-02 | Applied Materials, Inc. | Air gap integration scheme |
US20080185722A1 (en) * | 2007-02-05 | 2008-08-07 | Chung-Shi Liu | Formation process of interconnect structures with air-gaps and sidewall spacers |
US20090032964A1 (en) * | 2007-07-31 | 2009-02-05 | Micron Technology, Inc. | System and method for providing semiconductor device features using a protective layer |
US20090093128A1 (en) * | 2007-10-08 | 2009-04-09 | Martin Jay Seamons | Methods for high temperature deposition of an amorphous carbon layer |
US20090093112A1 (en) * | 2007-10-09 | 2009-04-09 | Applied Materials, Inc. | Methods and apparatus of creating airgap in dielectric layers for the reduction of rc delay |
US7879683B2 (en) | 2007-10-09 | 2011-02-01 | Applied Materials, Inc. | Methods and apparatus of creating airgap in dielectric layers for the reduction of RC delay |
US20110104891A1 (en) * | 2007-10-09 | 2011-05-05 | Amir Al-Bayati | Methods and apparatus of creating airgap in dielectric layers for the reduction of rc delay |
US20090093100A1 (en) * | 2007-10-09 | 2009-04-09 | Li-Qun Xia | Method for forming an air gap in multilevel interconnect structure |
US20110171821A1 (en) * | 2007-12-19 | 2011-07-14 | O Seo Park | Semiconductor Devices and Methods of Manufacturing Thereof |
US8298730B2 (en) | 2007-12-19 | 2012-10-30 | Infineon Technologies Ag | Semiconductor devices and methods of manufacturing thereof |
US20090160062A1 (en) * | 2007-12-19 | 2009-06-25 | Park O Seo | Semiconductor Devices and Methods of Manufacturing Thereof |
US7939942B2 (en) * | 2007-12-19 | 2011-05-10 | Infineon Technologies Ag | Semiconductor devices and methods of manufacturing thereof |
US20090269923A1 (en) * | 2008-04-25 | 2009-10-29 | Lee Sang M | Adhesion and electromigration improvement between dielectric and conductive layers |
US7541277B1 (en) * | 2008-04-30 | 2009-06-02 | International Business Machines Corporation | Stress relaxation, selective nitride phase removal |
US20100093168A1 (en) * | 2008-10-10 | 2010-04-15 | Mehul Naik | Air gap interconnects using carbon-based films |
US7928003B2 (en) * | 2008-10-10 | 2011-04-19 | Applied Materials, Inc. | Air gap interconnects using carbon-based films |
US8309424B2 (en) * | 2008-11-13 | 2012-11-13 | Micron Technology, Inc. | Methods of forming electrically insulative materials, methods of forming low k dielectric regions, and methods of forming semiconductor constructions |
US20110159685A1 (en) * | 2008-11-13 | 2011-06-30 | Micron Technology, Inc. | Methods Of Forming Electrically Insulative Materials, Methods Of Forming Low k Dielectric Regions, And Methods Of Forming Semiconductor Constructions |
US20110183516A1 (en) * | 2009-03-26 | 2011-07-28 | Samsung Electronics Co., Ltd. | Methods of forming wiring structures |
US8298911B2 (en) * | 2009-03-26 | 2012-10-30 | Samsung Electronics Co., Ltd. | Methods of forming wiring structures |
US20100270682A1 (en) * | 2009-04-27 | 2010-10-28 | International Business Machines Corporation | Implementing Vertical Airgap Structures Between Chip Metal Layers |
US7989337B2 (en) * | 2009-04-27 | 2011-08-02 | International Business Machines Corporation | Implementing vertical airgap structures between chip metal layers |
US8999839B2 (en) | 2010-02-18 | 2015-04-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor structure having an air-gap region and a method of manufacturing the same |
US20110198757A1 (en) * | 2010-02-18 | 2011-08-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor structure having an air-gap region and a method of manufacturing the same |
US8456009B2 (en) * | 2010-02-18 | 2013-06-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor structure having an air-gap region and a method of manufacturing the same |
US10361152B2 (en) | 2010-02-18 | 2019-07-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor structure having an air-gap region and a method of manufacturing the same |
US11003005B2 (en) | 2010-09-10 | 2021-05-11 | Samsung Display Co., Ltd. | Display apparatus and manufacturing method thereof |
US9846323B2 (en) * | 2010-09-10 | 2017-12-19 | Samsung Display Co., Ltd. | Display apparatus and manufacturing method thereof |
US20120062448A1 (en) * | 2010-09-10 | 2012-03-15 | Kim Yeun Tae | Display apparatus and manufacturing method thereof |
US8765573B2 (en) * | 2010-09-20 | 2014-07-01 | Applied Materials, Inc. | Air gap formation |
US20120070957A1 (en) * | 2010-09-20 | 2012-03-22 | Applied Materials, Inc. | Air gap formation |
RU2459313C1 (en) * | 2011-03-21 | 2012-08-20 | Открытое акционерное общество "НИИ молекулярной электроники и завод "Микрон" | Method of making multilevel metallisation of integrated microcircuits with porous dielectric layer in gaps between conductors |
US9490202B2 (en) * | 2011-04-15 | 2016-11-08 | GlobalFoundries, Inc. | Self-aligned airgap interconnect structures |
US20120261788A1 (en) * | 2011-04-15 | 2012-10-18 | International Business Machines Corporation | Self-aligned airgap interconnect structures and methods of fabrication |
US9245791B2 (en) | 2011-04-15 | 2016-01-26 | Globalfoundries Inc. | Method for fabricating a contact |
US9054160B2 (en) | 2011-04-15 | 2015-06-09 | International Business Machines Corporation | Interconnect structure and method for fabricating on-chip interconnect structures by image reversal |
US9343354B2 (en) | 2011-04-15 | 2016-05-17 | Globalfoundries Inc. | Middle of line structures and methods for fabrication |
US8890318B2 (en) | 2011-04-15 | 2014-11-18 | International Business Machines Corporation | Middle of line structures |
US8900988B2 (en) * | 2011-04-15 | 2014-12-02 | International Business Machines Corporation | Method for forming self-aligned airgap interconnect structures |
US20150054122A1 (en) * | 2011-04-15 | 2015-02-26 | International Business Machines Corporation | Method for forming self-aligned airgap interconnect structures |
CN102760687B (en) * | 2011-04-28 | 2014-12-03 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor device with air space and manufacture method thereof |
CN102760687A (en) * | 2011-04-28 | 2012-10-31 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor device with air space and manufacture method thereof |
US8575024B2 (en) * | 2011-04-28 | 2013-11-05 | Semiconductor Manufacturing International (Shanghai) Corporation | Semiconductor device having air gap and method for manufacturing the same |
US20120273962A1 (en) * | 2011-04-28 | 2012-11-01 | Semiconductor Manufacturing International (Shanghai) Corporation | Semiconductor device having air gap and method for manufacturing the same |
US9653327B2 (en) | 2011-05-12 | 2017-05-16 | Applied Materials, Inc. | Methods of removing a material layer from a substrate using water vapor treatment |
CN102891100A (en) * | 2011-07-22 | 2013-01-23 | 中芯国际集成电路制造(上海)有限公司 | Shallow-trench isolation structure and formation method thereof |
US9209126B2 (en) | 2011-08-03 | 2015-12-08 | Globalfoundries Inc. | Self-aligned fine pitch permanent on-chip interconnect structures and method of fabrication |
US8822137B2 (en) | 2011-08-03 | 2014-09-02 | International Business Machines Corporation | Self-aligned fine pitch permanent on-chip interconnect structures and method of fabrication |
US9236298B2 (en) | 2011-09-08 | 2016-01-12 | Globalfoundries Inc. | Methods for fabrication interconnect structures with functional components and electrical conductive contact structures on a same level |
CN102336394B (en) * | 2011-10-26 | 2014-05-28 | 清华大学 | Method for manufacturing flexible micro electro mechanical system (MEMS) resistance reducing covering |
CN102336394A (en) * | 2011-10-26 | 2012-02-01 | 清华大学 | Method for manufacturing flexible micro electro mechanical system (MEMS) resistance reducing covering |
US20130249102A1 (en) * | 2012-03-21 | 2013-09-26 | Kabushiki Kaisha Toshiba | Semiconductor device with strengthened inter-wire air gap structures |
US9299847B2 (en) | 2012-05-10 | 2016-03-29 | Globalfoundries Inc. | Printed transistor and fabrication method |
US9837348B2 (en) | 2012-06-29 | 2017-12-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Voids in interconnect structures and methods for forming the same |
US9105634B2 (en) * | 2012-06-29 | 2015-08-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | Voids in interconnect structures and methods for forming the same |
US9281361B2 (en) * | 2012-09-21 | 2016-03-08 | Samsung Electronics Co., Ltd. | Semiconductor devices and methods of fabricating the same |
US20140084384A1 (en) * | 2012-09-21 | 2014-03-27 | Samsung Electronics Co., Ltd. | Semiconductor devices and methods of fabricating the same |
US11430689B2 (en) * | 2012-11-21 | 2022-08-30 | Infineon Technologies LLC | Inter-layer insulator for electronic devices and apparatus for forming same |
US9678376B2 (en) * | 2013-02-12 | 2017-06-13 | Samsung Display Co., Ltd. | Liquid crystal display comprising a liquid crystal layer positioned in a microcavity having a column portion in contact with a tapered side wall of the microcavity |
US20140226118A1 (en) * | 2013-02-12 | 2014-08-14 | Samsung Display Co., Ltd. | Liquid crystal display and manufacturing method thereof |
US8921235B2 (en) | 2013-03-04 | 2014-12-30 | Applied Materials, Inc. | Controlled air gap formation |
US9331109B2 (en) * | 2013-04-24 | 2016-05-03 | Samsung Display Co., Ltd. | Device for monitoring liquid crystal display and method for manufacturing liquid crystal display |
US20140322845A1 (en) * | 2013-04-24 | 2014-10-30 | Samsung Display Co., Ltd. | Device for monitoring liquid crystal display and method for manufacturing liquid crystal display |
US20140362329A1 (en) * | 2013-06-05 | 2014-12-11 | Samsung Display Co., Ltd. | Display component having injection holes on perpendicular surfaces |
US9323110B2 (en) * | 2013-06-05 | 2016-04-26 | Samsung Display Co., Ltd. | Display component having injection holes on perpendicular surfaces |
US9553148B2 (en) | 2013-10-03 | 2017-01-24 | Asm Ip Holding B.V. | Method of making a wire-based semiconductor device |
US9012278B2 (en) | 2013-10-03 | 2015-04-21 | Asm Ip Holding B.V. | Method of making a wire-based semiconductor device |
US10297532B2 (en) | 2014-03-05 | 2019-05-21 | Northrop Grumman Systems Corporation | Stacked interconnect structure and method of making the same |
US9385068B2 (en) | 2014-03-05 | 2016-07-05 | Northrop Grumman Systems Corporation | Stacked interconnect structure and method of making the same |
US10435555B2 (en) | 2014-05-29 | 2019-10-08 | Az Electronic Materials (Luxembourg) S.A.R.L | Void forming composition, semiconductor device provided with voids formed using composition, and method for manufacturing semiconductor device using composition |
US9679852B2 (en) * | 2014-07-01 | 2017-06-13 | Micron Technology, Inc. | Semiconductor constructions |
US9984977B2 (en) | 2014-07-01 | 2018-05-29 | Micron Technology, Inc. | Semiconductor constructions |
US20160005693A1 (en) * | 2014-07-01 | 2016-01-07 | Micron Technology, Inc. | Semiconductor Constructions |
US9793162B2 (en) | 2014-10-21 | 2017-10-17 | Commissariat à l'énergie atomique et aux énergies alternatives | Method for producing interconnections for 3D integrated circuit |
US9865738B2 (en) | 2016-04-29 | 2018-01-09 | Samsung Electronics Co., Ltd. | Fin field effect transistor (FinFET) having air gap and method of fabricating the same |
US11482453B2 (en) * | 2019-06-14 | 2022-10-25 | Samsung Electronics Co., Ltd. | Method of manufacturing a semiconductor device using a thermally decomposable layer, a semiconductor manufacturing apparatus, and the semiconductor device |
US11791209B2 (en) | 2019-06-14 | 2023-10-17 | Samsung Electronics Co., Ltd. | Method of manufacturing a semiconductor device using a thermally decomposable layer, a semiconductor manufacturing apparatus, and the semiconductor device |
US11694923B2 (en) | 2019-08-21 | 2023-07-04 | Nanya Technology Corporation | Method for preparing semiconductor device with air spacer |
CN112420665A (en) * | 2019-08-21 | 2021-02-26 | 南亚科技股份有限公司 | Semiconductor element with air spacer and manufacturing method thereof |
US11121029B2 (en) | 2019-08-21 | 2021-09-14 | Nanya Technology Corporation | Semiconductor device with air spacer and method for preparing the same |
TWI716313B (en) * | 2019-08-21 | 2021-01-11 | 南亞科技股份有限公司 | Semiconductor device with air spacer and method for preparing the same |
CN112420665B (en) * | 2019-08-21 | 2024-05-28 | 南亚科技股份有限公司 | Semiconductor element with air spacer and method for manufacturing the same |
TWI770499B (en) * | 2019-08-27 | 2022-07-11 | 南亞科技股份有限公司 | Semiconductor device and method for fabricating the same |
CN112447720A (en) * | 2019-08-27 | 2021-03-05 | 南亚科技股份有限公司 | Semiconductor element and method for manufacturing the same |
US11264323B2 (en) | 2019-10-08 | 2022-03-01 | Nanya Technology Corporation | Semiconductor device and method for fabricating the same |
TWI726705B (en) * | 2019-10-08 | 2021-05-01 | 南亞科技股份有限公司 | Semiconductor device and method for fabricating the same |
CN112635464A (en) * | 2019-10-08 | 2021-04-09 | 南亚科技股份有限公司 | Semiconductor device and method for manufacturing the same |
CN112635464B (en) * | 2019-10-08 | 2024-03-19 | 南亚科技股份有限公司 | Semiconductor device and method for manufacturing the same |
US20230238275A1 (en) * | 2022-01-27 | 2023-07-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | Air gap formation method |
US12087616B2 (en) * | 2022-01-27 | 2024-09-10 | Taiwan Semiconductor Manufacturing Company, Ltd. | Air gap formation method |
Also Published As
Publication number | Publication date |
---|---|
DE69513330D1 (en) | 1999-12-23 |
JP3703166B2 (en) | 2005-10-05 |
DE69513330T2 (en) | 2000-07-27 |
TW317019B (en) | 1997-10-01 |
EP0685885A1 (en) | 1995-12-06 |
US5936295A (en) | 1999-08-10 |
EP0685885B1 (en) | 1999-11-17 |
JPH0883839A (en) | 1996-03-26 |
KR100378614B1 (en) | 2003-06-18 |
US5668398A (en) | 1997-09-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5461003A (en) | Multilevel interconnect structure with air gaps formed between metal leads | |
US5750415A (en) | Low dielectric constant layers via immiscible sol-gel processing | |
US5789319A (en) | Method of dual masking for selective gap fill of submicron interconnects | |
US6559046B1 (en) | Insulator for integrated circuits and process | |
US7348280B2 (en) | Method for fabricating and BEOL interconnect structures with simultaneous formation of high-k and low-k dielectric regions | |
US5607773A (en) | Method of forming a multilevel dielectric | |
US5728628A (en) | Two-step metal etch process for selective gap fill of submicron inter-connects and structure for same | |
US5821621A (en) | Low capacitance interconnect structure for integrated circuits | |
US5789819A (en) | Low dielectric constant material for electronics applications | |
JP4014234B2 (en) | Method for fabricating interconnect lines with reduced line capacitance in semiconductor devices | |
US6566283B1 (en) | Silane treatment of low dielectric constant materials in semiconductor device manufacturing | |
EP0703610A1 (en) | Method of forming interconnection structures in a semiconductor device, using insulators made of porous dielectric materials, and structures thereby formed | |
US6383913B1 (en) | Method for improving surface wettability of low k material | |
US5923074A (en) | Low capacitance interconnect structure for integrated circuits using decomposed polymers | |
EP1224697A1 (en) | Method of manufacturing a semiconductor device having a porous dielectric layer and air gaps | |
TW523867B (en) | Deliberate void in innerlayer dielectric gapfill to reduce dielectric constant | |
US5432128A (en) | Reliability enhancement of aluminum interconnects by reacting aluminum leads with a strengthening gas | |
US5814558A (en) | Interconnect capacitance between metal leads | |
US5880030A (en) | Unlanded via structure and method for making same | |
US6784095B1 (en) | Phosphine treatment of low dielectric constant materials in semiconductor device manufacturing | |
US6043147A (en) | Method of prevention of degradation of low dielectric constant gap-fill material | |
US6544886B2 (en) | Process for isolating an exposed conducting surface | |
US6982224B2 (en) | Method for forming metal wires in semiconductor device | |
KR20010030169A (en) | Reduced Capacitance Dielectric Structure For Integrated Circuits |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: TEXAS INSTRUMENTS INCORPORATED, TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HAVEMANN, ROBERT H.;JENG, SHIN-PUU;REEL/FRAME:007021/0027 Effective date: 19940526 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |