US20080113489A1 - Method for manufacturing semiconductor substrate - Google Patents

Method for manufacturing semiconductor substrate Download PDF

Info

Publication number
US20080113489A1
US20080113489A1 US11/979,446 US97944607A US2008113489A1 US 20080113489 A1 US20080113489 A1 US 20080113489A1 US 97944607 A US97944607 A US 97944607A US 2008113489 A1 US2008113489 A1 US 2008113489A1
Authority
US
United States
Prior art keywords
substrate
manufacturing
semiconductor substrate
silicon
hydrogen ion
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US11/979,446
Other languages
English (en)
Inventor
Shoji Akiyama
Yoshihiro Kubota
Atsuo Ito
Koichi Tanaka
Makoto Kawai
Yuuji Tobisaka
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shin Etsu Chemical Co Ltd
Original Assignee
Shin Etsu Chemical Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shin Etsu Chemical Co Ltd filed Critical Shin Etsu Chemical Co Ltd
Assigned to SHIN-ETSU CHEMICAL CO., LTD. reassignment SHIN-ETSU CHEMICAL CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: TANAKA, KOICHI, ITO, ATSUO, TOBISAKA, YUUJI, AKIYAMA, SHOJI, KAWAI, MAKOTO, KUBOTA, YOSHIHIRO
Assigned to SHIN-ETSU CHEMICAL CO., LTD. reassignment SHIN-ETSU CHEMICAL CO., LTD. THE ADDRESS OF THE ASSIGNEE, PREVIOUSLY RECORDED ON REEL 020121 FRAME 0014. Assignors: TANAKA, KOICHI, ITO, ATSUO, TOBISAKA, YUUJI, AKIYAMA, SHOJI, KAWAI, MAKOTO, KUBOTA, YOSHIHIRO
Publication of US20080113489A1 publication Critical patent/US20080113489A1/en
Priority to US12/805,582 priority Critical patent/US8263478B2/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76251—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
    • H01L21/76254—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques with separation/delamination along an ion implanted layer, e.g. Smart-cut, Unibond
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1259—Multistep manufacturing methods
    • H01L27/1262—Multistep manufacturing methods with a particular formation, treatment or coating of the substrate
    • H01L27/1266—Multistep manufacturing methods with a particular formation, treatment or coating of the substrate the substrate on which the devices are formed not being the final device substrate, e.g. using a temporary substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78603—Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the insulating substrate or support

Definitions

  • the present invention relates to a method for manufacturing a semiconductor substrate where a silicon thin film is formed on a substrate made of a low melting point material.
  • a technique of forming (transferring) a silicon thin film, especially, a single crystal silicon thin film onto a substrate made of another material has been known as a so-called “bonding technique”.
  • This technique has recently received attentions on account of being applicable to “flexible device” that can be applied even to a curved surface if a silicon thin film is formed on a low melting point organic thin film (film), for example.
  • a technique of combining a single crystal silicon thin film onto a substrate made of a low melting point material is one of the promising techniques because of a lower material cost than a cost for quartz glass or the like.
  • a SmartCut method (SOITEC method) has been known as a method for manufacturing a semiconductor substrate through a bonding process.
  • the SmartCut method is a method for bonding a silicon substrate prepared by implanting hydrogen ions to a bonding surface side to generate “air bubbles” called “hydrogen blisters” at high density to a support substrate and then performing heat treatment at relatively high temperature, 500° C. or higher to cause “growth” of the “hydrogen blister” to thermally delaminate the silicon thin film based on the “bubble growth” to thereby manufacture a semiconductor substrate (for example, Japanese Patent No. 3048201 or A. J.
  • the single crystal silicon thin film (the single crystal silicon thin film may be formed into a device) onto another substrate made of the low melting point material.
  • conventional methods such as the SmartCut method require a high-temperature process for transferring the silicon thin film (500° C. or higher), and the low melting point material is melted in this temperature region.
  • a silicon thin film onto a support substrate made of an organic material film or a low melting point material such as low melting glass it is necessary to reduce a peak temperature during a transferring process down to about 250° C. not to melt the support substrate.
  • the present invention has been accomplished in view of the above problems. It is accordingly an object of the present invention to provide a technique capable of manufacturing a semiconductor substrate such as an SOI substrate or a flexible-device substrate where a high-quality silicon thin film is formed on low melting point materials such as plastics or low melting glass at low costs in a simple manner.
  • the present invention provides a method for manufacturing a semiconductor substrate, including: a first step of implanting hydrogen ions to a main surface side of a silicon substrate at a dosage of 1.5 ⁇ 10 17 atoms/cm 2 or higher; a second step of bonding a main surface of the silicon substrate to a main surface of a support substrate made of a low melting point material; a third step of performing heat treatment on the bonded substrate at a temperature of 120° C. or higher and 250° C.
  • the second step of bonding the substrates be carried out by applying surface activation through plasma treatment or ozone treatment to at least one of the main surface of the silicon substrate and the main surface of the support substrate.
  • the support substrate is, for example, low melting glass having a melting point of 500° C. or lower.
  • the second step of bonding the substrates be carried out by applying an adhesive to the main surface of the silicon substrate and the main surface of the support substrate.
  • the support substrate is made of, for example, plastics.
  • the adhesive is preferably silicon oil.
  • the fourth step is carried out, for example, by applying a mechanical shock onto a hydrogen ion implanted region at an edge of the silicon substrate.
  • a hydrogen ion implantation amount and heat treatment temperature are optimized to thereby enable delamination of a silicon thin film through a low-temperature process at 250° C. or lower, so a high-quality silicon thin film can be transferred even onto a substrate made of a low melting point material, and an inexpensive SOI substrate can be provided as compared with an SOI substrate prepared by transferring a silicon thin film onto quartz glass.
  • a flexible substrate such as a plastic film is used as the low melting point substrate, so a flexible-device substrate can be also provided.
  • FIG. 1 is an explanatory view of a first example of a manufacturing process of a semiconductor substrate according to the present invention.
  • FIG. 2 is an explanatory view of a second example of a manufacturing process of a semiconductor substrate according to the present invention.
  • low melting glass is used as an inorganic material substrate made of a low melting point material.
  • low melting point material means a material having a melting point of about 500° C. or lower.
  • FIG. 1 illustrate a process example of a method for manufacturing a semiconductor substrate of this embodiment.
  • a silicon substrate 10 of FIG. 1(A) is a single crystal Si substrate.
  • the single crystal Si substrate 10 is a commercially available Si substrate grown by a Czochralski method (CZ method), for example. Its electric characteristic value such as a conductivity type or a specific resistance, or crystal orientation or crystal diameter is appropriately determined depending on a design value or process of a device using a semiconductor substrate manufactured by the method of the present invention or a display area of a manufactured device. Further, an oxide film may be formed in advance on a surface (bonding surface) of the single crystal Si substrate 10 .
  • hydrogen ions are implanted to a surface (main surface) of the single crystal Si substrate 10 to form a hydrogen ion implanted layer (ion-implanted damage layer) 11 .
  • a “hydrogen ion implanted boundary” 12 is formed at a predetermined depth (average ion implantation depth L) near the surface of the single crystal Si substrate 10 , and a localized “micro bubble layer” is formed in the region ( FIG. 1(A) ).
  • the hydrogen ion implanted boundary 12 serves as a “junction surface” (bonding surface) later.
  • a hydrogen ion implantation amount is set higher than a value used in the SmartCut method that is a conventional method.
  • the dosage is set to 1.5 ⁇ 10 17 atoms/cm 2 or higher.
  • the dosage is determined for the purpose of increasing a concentration of implanted hydrogen ions near a bonding boundary (delamination boundary) to delaminate a silicon thin film through a low-temperature process.
  • hydrogen ions are implanted to a bonding surface side of a silicon substrate to generate “air bubbles” called “hydrogen blisters” at high density to thermally delaminate the silicon thin film based on “bubble growth” of the “hydrogen blisters”, which proceeds through heat treatment at relatively high temperature.
  • the “bubble growth” is a diffusion phenomenon of hydrogen atoms. Therefore, in a process that “bubbles” “grow” at extremely high density under high dosage conditions, hydrogen atoms diffuse remarkably. The atomic diffusion phenomenon would cause surface roughness of the SOI layer.
  • the silicon thin film can be delaminated at low temperature, diffusion of hydrogen atoms in the delamination process is considerably suppressed. Therefore, even if hydrogen ions are implanted with a high dosage, surface roughness of the delaminated silicon film never occurs.
  • the present inventors have executed implantation of hydrogen ions with varying dosages and examined an influence of the implantation on surface roughness of the delaminated silicon film under the above assumption.
  • the examination result shows that surface roughness does not occur with a dosage of 4 ⁇ 10 17 atoms/cm 2 or less as long as a low-temperature delamination process is performed as described below.
  • a depth of the ion implanted layer 11 from the single crystal Si substrate 10 (average ion implantation depth L) is controlled in accordance with an acceleration voltage of implanted ions and is determined depending on a thickness of a silicon film to be delaminated.
  • the average ion implantation depth L is set to 0.5 ⁇ m or less, and the acceleration voltage is set to 50 to 100 keV.
  • an insulator film such as an oxide film may be formed beforehand on an ion implantation surface of the single crystal Si substrate 10 to implant ions through the insulator film.
  • the single crystal Si substrate 10 including an ion-implanted damage layer 11 that is formed by implanting hydrogen ions is bonded to a low melting glass substrate 20 ( FIG. 1(B) ).
  • these substrates have substantially the same diameter. It is advantageous to form orientation flat (OF) also in the low melting glass substrate 20 similar to OF formed in the single crystal Si substrate 10 and bond the substrates together while aligning the OFs with an aim to facilitate a subsequent device manufacturing process.
  • orientation flat also in the low melting glass substrate 20 similar to OF formed in the single crystal Si substrate 10 and bond the substrates together while aligning the OFs with an aim to facilitate a subsequent device manufacturing process.
  • the bonding may be performed by means of an adhesive such as silicon oil.
  • the bonding is performed by subjecting bonding surfaces of both of the single crystal Si substrate 10 and the low melting glass substrate 20 to plasma treatment or ozone treatment for cleaning or activating the surface.
  • This surface treatment is carried out for the purpose of removing an organic material from the surface as the bonding surface or increasing OH groups on the surface to activate the surface, and the treatment is not necessarily performed on both of the bonding surfaces of the single crystal Si substrate 10 and the low melting glass substrate 20 but may be performed on one of the bonding surfaces.
  • a single crystal Si substrate and/or a low melting glass substrate with the surface being cleaned by RCA cleaning is placed on a sample stage in a vacuum chamber, and a plasma gas is introduced to the vacuum chamber up to a predetermined vacuum degree.
  • the usable plasma gas include an oxygen gas, a hydrogen gas, an argon gas, or a mixed gas thereof, which is used for surface treatment of a single crystal Si substrate, or a mixed gas of a hydrogen gas and a helium gas.
  • An appropriate gas may be selected in accordance with a surface condition of the single crystal Si substrate or its application.
  • the surface treatment aims at oxidizing the single crystal Si surface
  • a gas containing at least an oxygen gas is used as the plasma gas.
  • the low melting glass substrate surface is oxidized, there is not particular limitation on selection of a plasma gas as in the above case.
  • a radio-frequency plasma having a power of about 100 W is generated and then applied to the surface of the single crystal Si substrate and/or the low melting glass substrate as a plasma treatment target for about 5 to 10 seconds, and the treatment is completed.
  • a single crystal Si substrate and/or a low melting glass substrate with the surface being cleaned by RCA cleaning is placed on a sample stage in a chamber kept in an atmosphere containing an oxygen, and plasma gas such as a nitrogen gas or an argon gas is introduced into the chamber, after which a radio-frequency plasma having a predetermined power is generated, and the oxygen in the atmosphere is turned into an ozone by the plasma to apply the treatment to the surface of the target single crystal Si substrate and/or low melting glass substrate for a predetermined period.
  • plasma gas such as a nitrogen gas or an argon gas
  • the surface (bonding surface) of at least one of the two substrates is applied with surface treatment through the plasma treatment or ozone treatment and thus activated, so a bonding strength, which is high enough to withstand mechanical delamination or polishing in a subsequent step even in a closely-attached (bonded) state at room temperature, can be obtained.
  • the bonded substrate is heated at relatively low temperature, 120° C. or higher and 250° C. or lower (below a melting point of the support substrate).
  • the upper limit of the process temperature is set to 250° C. not to melt the support substrate, and the lower limit thereof is set to 120° C. because dissociation of Si—Si bonds cannot proceed well in accordance with aggregation of implanted hydrogen ions, and the mechanical strength of the ion implanted boundary 12 is not reduced enough.
  • an external shock is applied to delaminate a Si crystal film along a hydrogen ion implanted boundary 12 of the single crystal Si substrate 10 out of the heat-treated bonded substrate ( FIG. 1(C) ).
  • the heat treatment aims at weakening chemical bonds of Si atoms in the ion-implanted damage layer 11 to lower the mechanical strength.
  • the surface of the resultant silicon thin film 13 is polished to remove a damaged portion, so that a semiconductor substrate can be fabricated ( FIG. 1(D) ).
  • a mechanical shock is applied onto a hydrogen ion implanted region (near the hydrogen ion implanted boundary) at an edge of the single crystal Si substrate.
  • the chemical bonds of Si atoms in the ion-implanted damage layer 11 are already weakened through the heat treatment at 120 to 250° C.
  • a shock level is much lower than that in a conventional method. Therefore, a damage involved in mechanical delamination of the silicon thin film is avoided.
  • a thinner plastic substrate (flexible substrate) is used as an organic material substrate made of a low melting point material.
  • FIG. 2 illustrate a process example of a method for manufacturing a semiconductor substrate of this embodiment. Hydrogen ions are implanted to the silicon substrate 10 (single crystal silicon substrate) of FIG. 2(A) similarly to Example 1.
  • the single crystal Si substrate 10 including the ion-implanted damage layer 11 formed by implanting hydrogen ions in this way is bonded to the plastic substrate 30 ( FIG. 2(B) ).
  • the bonding is carried out by applying an adhesive to bonding surfaces of the single crystal Si substrate 10 and the plastic substrate 30 .
  • these substrates have substantially the same diameter. It is advantageous to form orientation flat (OF) also in the plastic substrate 30 similar to OF formed in the single crystal Si substrate 10 and bond the substrates together while aligning the OFs with an aim to facilitate a subsequent device manufacturing process.
  • orientation flat also in the plastic substrate 30 similar to OF formed in the single crystal Si substrate 10 and bond the substrates together while aligning the OFs with an aim to facilitate a subsequent device manufacturing process.
  • the bonded substrate is heated at relatively low temperature, 120° C. or higher and 250° C. or lower (below a melting point of the support substrate). Further, an external shock is applied to delaminate a Si crystal film along the hydrogen ion implanted boundary 12 of the single crystal Si substrate 10 out of the heat-treated bonded substrate ( FIG. 2(C) ). Then, the surface of the resultant silicon thin film 13 is polished to remove a damaged portion, so that the semiconductor substrate can be fabricated ( FIG. 2(D) ).
  • reference numeral 40 of FIG. 2(C) denotes a vacuum chuck stage that is used for preventing the plastic substrate 30 from being bent upon the delamination.
  • a silicon thin film can be transferred onto the low melting point substrate.
  • an inexpensive SOI substrate or a flexible-device substrate can be provided.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Element Separation (AREA)
  • Thin Film Transistor (AREA)
  • Recrystallisation Techniques (AREA)
  • Crystals, And After-Treatments Of Crystals (AREA)
US11/979,446 2006-11-10 2007-11-02 Method for manufacturing semiconductor substrate Abandoned US20080113489A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US12/805,582 US8263478B2 (en) 2006-11-10 2010-08-06 Method for manufacturing semiconductor substrate

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2006-305657 2006-11-10
JP2006305657A JP5284576B2 (ja) 2006-11-10 2006-11-10 半導体基板の製造方法

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US12/805,582 Division US8263478B2 (en) 2006-11-10 2010-08-06 Method for manufacturing semiconductor substrate

Publications (1)

Publication Number Publication Date
US20080113489A1 true US20080113489A1 (en) 2008-05-15

Family

ID=39186844

Family Applications (2)

Application Number Title Priority Date Filing Date
US11/979,446 Abandoned US20080113489A1 (en) 2006-11-10 2007-11-02 Method for manufacturing semiconductor substrate
US12/805,582 Active US8263478B2 (en) 2006-11-10 2010-08-06 Method for manufacturing semiconductor substrate

Family Applications After (1)

Application Number Title Priority Date Filing Date
US12/805,582 Active US8263478B2 (en) 2006-11-10 2010-08-06 Method for manufacturing semiconductor substrate

Country Status (4)

Country Link
US (2) US20080113489A1 (ja)
EP (1) EP1921673B1 (ja)
JP (1) JP5284576B2 (ja)
CN (2) CN104701239B (ja)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080153272A1 (en) * 2006-12-18 2008-06-26 Shin-Etsu Chemical Co., Ltd. Method for manufacturing SOI substrate
US20110097873A1 (en) * 2008-06-20 2011-04-28 Tien-Hsi Lee Method for producing thin film
US20120009394A1 (en) * 2010-07-07 2012-01-12 MOS Art Pack Corporation Bonding method and bonding substrate
CN104584203A (zh) * 2012-06-26 2015-04-29 索泰克公司 用于转印层的工艺
US10611630B2 (en) 2016-09-27 2020-04-07 Infineon Technologies Ag Method for processing a monocrystalline substrate and micromechanical structure

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
SG159484A1 (en) * 2008-09-05 2010-03-30 Semiconductor Energy Lab Method of manufacturing soi substrate
FR2961515B1 (fr) * 2010-06-22 2012-08-24 Commissariat Energie Atomique Procede de realisation d'une couche mince de silicium monocristallin sur une couche de polymere
FR2980919B1 (fr) * 2011-10-04 2014-02-21 Commissariat Energie Atomique Procede de double report de couche
US9472518B2 (en) * 2014-04-04 2016-10-18 Micron Technology, Inc. Semiconductor structures including carrier wafers and methods of using such semiconductor structures
CN103952766B (zh) * 2014-05-12 2016-08-24 山东大学 一种利用离子注入制备磷酸钛氧钾薄膜的方法
CN106960811A (zh) * 2016-01-12 2017-07-18 沈阳硅基科技有限公司 一种soi硅片的制备方法

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030170990A1 (en) * 1998-05-15 2003-09-11 Kiyofumi Sakaguchi Process for manufacturing a semiconductor substrate as well as a semiconductor thin film, and multilayer structure
US6632724B2 (en) * 1997-05-12 2003-10-14 Silicon Genesis Corporation Controlled cleaving process
US20060240275A1 (en) * 2005-04-25 2006-10-26 Gadkaree Kishor P Flexible display substrates
US20070212852A1 (en) * 2006-03-13 2007-09-13 Tauzin Aurelie Method of fabricating a thin film

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2805999B2 (ja) * 1990-07-26 1998-09-30 信越化学工業株式会社 酸無水物基含有ジシロキサン及びその製造方法
FR2681472B1 (fr) 1991-09-18 1993-10-29 Commissariat Energie Atomique Procede de fabrication de films minces de materiau semiconducteur.
KR0165467B1 (ko) * 1995-10-31 1999-02-01 김광호 웨이퍼 디본더 및 이를 이용한 웨이퍼 디본딩법
CA2290104A1 (en) * 1997-05-12 1998-11-19 Silicon Genesis Corporation A controlled cleavage process
DE19854318A1 (de) * 1998-11-25 2000-05-31 Heidenhain Gmbh Dr Johannes Längenmeßeinrichtung
FR2797347B1 (fr) * 1999-08-04 2001-11-23 Commissariat Energie Atomique Procede de transfert d'une couche mince comportant une etape de surfragililisation
JP3907400B2 (ja) * 2000-12-05 2007-04-18 株式会社巴川製紙所 ダミーウェハー
JP5110772B2 (ja) * 2004-02-03 2012-12-26 株式会社半導体エネルギー研究所 半導体薄膜層を有する基板の製造方法
KR100634528B1 (ko) 2004-12-03 2006-10-16 삼성전자주식회사 단결정 실리콘 필름의 제조방법
KR20060069022A (ko) * 2004-12-17 2006-06-21 주식회사 실트론 Ｓｏｉ 웨이퍼의 제조 방법
JP2006210898A (ja) * 2004-12-28 2006-08-10 Shin Etsu Chem Co Ltd Ｓｏｉウエーハの製造方法及びｓｏｉウェーハ
US7772088B2 (en) 2005-02-28 2010-08-10 Silicon Genesis Corporation Method for manufacturing devices on a multi-layered substrate utilizing a stiffening backing substrate

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6632724B2 (en) * 1997-05-12 2003-10-14 Silicon Genesis Corporation Controlled cleaving process
US20030170990A1 (en) * 1998-05-15 2003-09-11 Kiyofumi Sakaguchi Process for manufacturing a semiconductor substrate as well as a semiconductor thin film, and multilayer structure
US20060240275A1 (en) * 2005-04-25 2006-10-26 Gadkaree Kishor P Flexible display substrates
US20070212852A1 (en) * 2006-03-13 2007-09-13 Tauzin Aurelie Method of fabricating a thin film

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080153272A1 (en) * 2006-12-18 2008-06-26 Shin-Etsu Chemical Co., Ltd. Method for manufacturing SOI substrate
US20110097873A1 (en) * 2008-06-20 2011-04-28 Tien-Hsi Lee Method for producing thin film
US8088672B2 (en) * 2008-06-20 2012-01-03 Tien-Hsi Lee Producing a transferred layer by implanting ions through a sacrificial layer and an etching stop layer
US20120009394A1 (en) * 2010-07-07 2012-01-12 MOS Art Pack Corporation Bonding method and bonding substrate
CN104584203A (zh) * 2012-06-26 2015-04-29 索泰克公司 用于转印层的工艺
US10611630B2 (en) 2016-09-27 2020-04-07 Infineon Technologies Ag Method for processing a monocrystalline substrate and micromechanical structure

Also Published As

Publication number Publication date
CN104701239B (zh) 2018-01-26
EP1921673A2 (en) 2008-05-14
JP2008124207A (ja) 2008-05-29
EP1921673A3 (en) 2011-09-28
CN104701239A (zh) 2015-06-10
JP5284576B2 (ja) 2013-09-11
US20100311221A1 (en) 2010-12-09
US8263478B2 (en) 2012-09-11
CN101179014A (zh) 2008-05-14
EP1921673B1 (en) 2014-04-30

Similar Documents

Publication Publication Date Title
US8263478B2 (en) Method for manufacturing semiconductor substrate
US7977209B2 (en) Method for manufacturing SOI substrate
EP1986219A1 (en) Soi substrate and method for manufacturing soi substrate
US7790571B2 (en) SOQ substrate and method of manufacturing SOQ substrate
JP2008153411A (ja) Ｓｏｉ基板の製造方法
TW200816398A (en) A method of direct bonding two substrates used in electronics, optics, or optoelectronics
KR101380514B1 (ko) 반도체 기판의 제조 방법
JP5220335B2 (ja) Ｓｏｉ基板の製造方法
KR101384845B1 (ko) 반도체 기판의 제조 방법
JP5064693B2 (ja) Ｓｏｉ基板の製造方法
EP1921672B1 (en) Method for manufacturing SOQ substrate
EP3803961B1 (en) Method for transfer of a thin layer of silicon
JP5019852B2 (ja) 歪シリコン基板の製造方法
US20090321872A1 (en) Low cost substrates and method of forming such substrates
JP2005228988A (ja) Ｓｏｉウェーハの製造方法
WO2008088559A1 (en) Method and structure for cleaning surfaces for bonding layer transfer substrates

Legal Events

Date Code Title Description
AS Assignment

Owner name: SHIN-ETSU CHEMICAL CO., LTD., JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:AKIYAMA, SHOJI;KUBOTA, YOSHIHIRO;ITO, ATSUO;AND OTHERS;REEL/FRAME:020121/0014;SIGNING DATES FROM 20071005 TO 20071016

AS Assignment

Owner name: SHIN-ETSU CHEMICAL CO., LTD., JAPAN

Free format text: THE ADDRESS OF THE ASSIGNEE, PREVIOUSLY RECORDED ON REEL 020121 FRAME 0014.;ASSIGNORS:AKIYAMA, SHOJI;KUBOTA, YOSHIHIRO;ITO, ATSUO;AND OTHERS;REEL/FRAME:020323/0006;SIGNING DATES FROM 20071005 TO 20071016

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION