US20060145754A1 - Analog filter circuit and adjustment method thereof - Google Patents

Analog filter circuit and adjustment method thereof Download PDF

Info

Publication number
US20060145754A1
US20060145754A1 US11/119,921 US11992105A US2006145754A1 US 20060145754 A1 US20060145754 A1 US 20060145754A1 US 11992105 A US11992105 A US 11992105A US 2006145754 A1 US2006145754 A1 US 2006145754A1
Authority
US
United States
Prior art keywords
pass filter
filter
low pass
predetermined
high pass
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US11/119,921
Other languages
English (en)
Inventor
Mayo Kitano
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Assigned to FUJITSU LIMITED reassignment FUJITSU LIMITED ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: KITANO, MAYO
Publication of US20060145754A1 publication Critical patent/US20060145754A1/en
Priority to US11/600,847 priority Critical patent/US7245178B2/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H7/00—Multiple-port networks comprising only passive electrical elements as network components
    • H03H7/01—Frequency selective two-port networks
    • H03H7/0153—Electrical filters; Controlling thereof
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H11/00—Networks using active elements
    • H03H11/02—Multiple-port networks
    • H03H11/04—Frequency selective two-port networks
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H11/00—Networks using active elements
    • H03H11/02—Multiple-port networks
    • H03H11/04—Frequency selective two-port networks
    • H03H11/12—Frequency selective two-port networks using amplifiers with feedback
    • H03H11/1291—Current or voltage controlled filters

Definitions

  • the present invention relates to analog filter circuits and, in particular, to an analog filter circuit capable of automatic adjustment of filter characteristics.
  • FIG. 15 A Gm-C filter circuit disclosed in Japanese unexamined patent publication No. H09(1997)-83294 is shown in FIG. 15 , wherein the Gm-C filter 100 is adjusted by turning the switches 170 and 190 on and the switches 160 and 180 off.
  • the center frequency of the Gm-C filter 100 is lower than its ideal frequency, the phase of the filter output lags behind the ideal phase.
  • the count value of an up/down counter 120 is incremented by one.
  • the output current of a fine-adjusting bias current generating circuit 130 is determined by the counter output 270 and an adder 150 adds the output current of the fine-adjusting bias current generating circuit 130 to the output current of a bias current generating circuit 140 and outputs the sum as its output current 310 .
  • the Gm-C filter 100 is designed so that its center frequency increases by an increase of the bias current, the filter is adjusted by the bias current to decrease the phase lag. By repeating the counter action, eventually, the filter center frequency is adjusted to the ideal filter frequency.
  • the Gm-C filter circuit disclosed in the above prior art publication '294 must be equipped with the up/down counter 120 , fine-adjusting bias current generating circuit 130 , and adder 150 to detect the phase comparator 110 result and feed back the bias current reflecting the result to the Gm-C filter circuit 100 .
  • One problem with such filter circuit is that the need for provision of a large logic circuit such as the up/down counter 120 probably makes an analog filter circuit configuration large and complicated.
  • the filter center frequency differs to a large extent from its ideal frequency and must be adjusted, the count value of the up/down counter 120 must be incremented as much as the extent.
  • the up/down counter 120 is required to operate at a higher speed. Another problem is that the up/down counter 120 must be configured in complicated and large circuitry and to meet a higher speed requirement in some situations.
  • the present invention is made to solve at least one of the above problems associated with filter circuits of the background art and aims to provide an analog filter circuit in which filter characteristic deviation can be adjusted with simple circuitry and a filter adjustment method thereof.
  • an analog filter circuit comprises a predetermined-band pass filter; a low pass filter and a high pass filter having predetermined correlation to the predetermined-band pass filter in filter characteristics and characterized in that the frequency-gain characteristic line in an attenuation band of the low pass filter linearly falls, while that line of the high pass filter linearly rises, both the lines crossing at a reference frequency; and a comparison and adjustment section which compares output signals from the low pass filter and the high pass filter filtering an input signal with the reference frequency, when gain difference between the output signals is detected, feeds back a signal to the low pass filter and the high pass filter to shift back the crossing point of the characteristic lines toward a direction to compensate the gain difference, and, accordingly, adjusts the predetermined-band pass filter characteristic.
  • an input signal with a reference frequency is input to a low pass filter and a high pass filter having predetermined correlation to the predetermined-band pass filter in filter characteristics and characterized in that the frequency-gain characteristic line in an attenuation band of the low pass filter linearly falls, while that line of the high pass filter linearly rises, both the lines crossing at the reference frequency.
  • a comparison and adjustment section compares output signals from the low pass and high pass filters and feeds back a signal to the low pass and high pass filters to shift back the crossing point of the characteristic lines toward a direction to compensate gain difference. Accordingly, the predetermined-band pass filter having the predetermined correlation to the low pass and high pass filters is adjusted.
  • a method for adjusting an analog filter circuit comprises a predetermined-band pass filter and, a low pass filter and a high pass filter having predetermined correlation to the predetermined-band pass filter in filter characteristics and in which the frequency-gain characteristic line in an attenuation band of the low pass filter linearly falls, while that line of the high pass filter linearly rises, both the lines crossing at a reference frequency, the method comprising the steps of: inputting an input signal with the reference frequency to the low pass filter and the high pass filter; comparing output signals from the low pass filter and the high pass filter; feeding back a signal to the low pass filter and the high pass filter to shift back the crossing point of the characteristic lines toward a direction to compensate gain difference; and adjusting the predetermined-band pass filter in accordance with the feeding back.
  • a method for adjusting the analog filter circuit of the present invention is to input an input signal with a reference frequency to the low pass filter and the high pass filter and compare the output signals from the low pass and high pass filters. In accordance with feeding back a signal to the low pass and high pass filters to shift back the crossing point of the characteristic lines toward a direction to compensate gain difference, the filter characteristic of the predetermined-band pass filter having the predetermined correlation to the low pass and high pass filters is adjusted.
  • the low pass and high pass filters are tuned so that the frequency-gain characteristic line in an attenuation band of the low pass filter linearly falls, while that line of the high pass filter linearly rises, both the lines crossing at the reference frequency.
  • the comparison and adjustment section can detect gain difference between the output signals from the low pass and high pass filters filtering the reference frequency input signal and determine the deviation from the target value. The comparison and adjustment section feeds back this gain difference to the filters to adjust the filter characteristics of the low pass and high pass filters toward a direction to compensate the gain difference and, accordingly, the filter characteristic of the predetermined-band pass filter is also subjected to change.
  • the predetermined-band pass filter has the predetermined correlation to the low pass and high pass filters
  • the filter characteristic of the predetermined-band pass filter is adjusted accordingly.
  • the predetermined-band pass filter characteristic is adjusted to the desired characteristic.
  • the filter characteristics are adjusted by compensating the gain difference and there is no need to detect a phase shift of filter outputs and, consequently, there is no need to provide a large logic circuit such as an up/down counter.
  • the circuitry can be simplified. Provided that gain difference can be detected, filter characteristic deviation can be adjusted, and a range of deviation to be adjusted can be extended with ease. Adjustment of the filter characteristics of filtering the input signal with the reference frequency that differs from the input to the predetermined-band pass filter can be performed. Independent of the frequency of the input signal to the predetermined-band pass filter, the filter characteristics can be adjusted. Frequency characteristic adjustment can be performed with each even for a wide range of adjustment or even when the input signal to the predetermined-band pass filter is a high frequency signal.
  • the slope of the frequency-gain characteristic line of the low pass filter is opposite to the slope of that line of the high pass filter. For this reason, even a slight shift of the crossing point in frequency relative to the reference frequency can be detected as a large gain difference. Sensitivity of detecting filter characteristic deviation is high and the filter characteristics can be adjusted with high accuracy.
  • FIG. 1 is a principle diagram to explain the analog filter circuit of the present invention
  • FIG. 2 is a circuit block diagram showing an analog filter circuit common for first and second embodiments
  • FIG. 3 is a circuit diagram of a low pass filter (LPF) of the first embodiment
  • FIG. 4 is a circuit diagram of a high pass filter (HPF) of the first embodiment
  • FIG. 5 is a circuit diagram of a band pass filter (BPF) of the first embodiment
  • FIG. 6 is a graph showing the capacitance characteristic of a variable capacitor element
  • FIG. 7 illustrates correlative filter characteristics and deviation
  • FIG. 8 is a circuit diagram showing an illustrative DC converter configuration
  • FIG. 9 is a circuit diagram showing an illustrative configuration of a comparator which controls the capacitance value of a variable capacitor element
  • FIG. 10 is a circuit diagram of a low pass filter (LPF) of the second embodiment
  • FIG. 11 is a circuit diagram of a high pass filter (HPF) of the second embodiment
  • FIG. 12 is a circuit diagram of a band pass filter (BPF) of the second embodiment
  • FIG. 13 is a circuit diagram showing an illustrative OTA circuit configuration
  • FIG. 14 is a circuit diagram showing an illustrative configuration of a comparator for controlling the gm value of an OTA circuit.
  • FIG. 15 shows a Gm-C filter circuit disclosed in a prior art reference.
  • FIG. 1 is a principle diagram to explain the analog filter circuit of the present invention.
  • a predetermined-band pass filter 1 which takes an input signal FIN and produces an output signal FOUT is equipped with a correction circuit H for adjusting the filter characteristic.
  • the correction circuit H includes a low pass filter (LPF) 2 and a high pass filter (HPF) 3 and a reference signal FREF with a reference frequency fREF is input to each of these filters.
  • Output signals of the low pass filter (LPF) 2 and the high pass filter (HPF) 3 are input to a comparison and adjustment section 4 .
  • An adjustment signal from the comparison and adjustment section 4 is fed back to the low pass filter (LPF) 2 and the high pass filter (HPF) 3 and also input to the predetermined-band pass filter 1 and the characteristics of the filters 1 to 3 are adjusted.
  • the low pass filter (LPF) 2 and the high pass filter (HPF) 3 are tuned so that the frequency-gain characteristic line in an attenuation band of the low pass filter linearly falls, while that line of the high pass filter linearly rises, both the lines crossing at the reference frequency fREF.
  • the reference signal FREF with a reference frequency fREF is input to the filters 2 and 3 , output signals with the same gain attenuation are output from the filters 2 and 3 ; in other words, there is no gain difference between them.
  • the predetermined-band pass filter 1 correlative to the low pass filter (LPF) 2 and the high pass filter (HPF) 3 exhibits a desired filter characteristic.
  • the comparison and adjustment section 4 detects a gain difference and adjusts the filter characteristics of the low pass filter (LPF) 2 and the high pass filter (HPF) 3 to compensate the gain difference.
  • the predetermined-band pass filter 1 is adjusted. With the gain difference compensated by this adjustment, the predetermined-band pass filter 1 is adjusted to exhibit the desired filter characteristic.
  • FIG. 2 is a circuit block diagram showing an analog filter circuit of first and second embodiments.
  • the first and second embodiments will be discussed for an instance where a band pass filter (BPF) 11 is provided as the predetermined-band pass filter which takes the input signal FIN and produces the output signal FOUT.
  • BPF band pass filter
  • the comparison and adjustment section is comprised of DC converters 14 A and a comparator 14 B.
  • Output signals SL and SH from a low pass filter (LPF) 12 and a high pass filter (HPF) 13 are smoothed into DC voltage signals VL and VH through the DC converters 14 A provided for each filter and input to the comparator 14 B where DC voltage level comparison is performed.
  • an adjustment signal SC is fed back to the low pass filter (LPF) 12 and the high pass filter (HPF) 13 and also input to the band pass filter (BPF) 11 and the characteristics of the filters 11 to 13 are adjusted.
  • FIGS. 3 through 9 relate to the first embodiment, where the low pass filter (LPF) 12 , high pass filter (HPF) 13 , and band pass filter (BPF) 11 are configured as passive filters.
  • LPF low pass filter
  • HPF high pass filter
  • BPF band pass filter
  • FIGS. 3 through 5 show illustrative configurations equipped with a variable capacitor element for the low pass filter (LPF) 12 , high pass filter (HPF) 13 , and band pass filter (BPF) 11 , respectively.
  • FIG. 3 is an illustrative configuration of the low pass filter (LPF) 12 .
  • the LPF is configured with a register element R 1 placed between an input terminal (IN) and an output terminal (OUT) and a variable capacitor element C 1 placed between the output terminal (OUT) and the ground potential.
  • the capacitance of the variable capacitor element C 1 is variably controlled by a voltage level input to a control terminal (CRL).
  • the LPF is characterized in that the gain for frequencies exceeding the cut-off frequency fCUTL decreases at a slope of ⁇ 20 dB/dec.
  • the reference signal FREF with a reference frequency fREF is input to the input terminal (IN) and the output signal SL is output from the output terminal (OUT), when the reference signal FREF frequency exceeds the cut-off frequency fCUTL, the output signal SL attenuated along the slope of ⁇ 20 dB/dec is output.
  • the capacitance value C 1 changes by the adjustment signal SC input to the control terminal (CRL)
  • the cut-off frequency fCUTL changes and the gain of the output signal SL is adjusted.
  • FIG. 4 is an illustrative configuration of the high pass filter (HPF) 13 .
  • the HPF is configured with a variable capacitor element C 2 placed between an input terminal (IN) and an output terminal (OUT) and a resistor element R 2 placed between the output terminal (OUT) and the ground potential.
  • the capacitance of the variable capacitor element C 2 is variably controlled by a voltage level input to a control terminal (CRL).
  • the HPF is characterized in that the gain for frequencies up to the cut-off frequency fCUTH increases at a slope of +20 dB/dec.
  • the reference signal FREF with a reference frequency fREF is input to the input terminal (IN) and the output signal SH is output from the output terminal (OUT), when the reference signal FREF frequency is lower than the cut-off frequency fCUTH, the output signal SH attenuated along the slope of +20 dB/dec is output.
  • the capacitance value C 2 changes by the adjustment signal SC input to the control terminal (CRL)
  • the cut-off frequency fCUTH changes and the gain of the output signal SH is adjusted.
  • the cut-off frequency fCUTL of the low pass filter (LPF) and the cut-off frequency fCUTH of the high pass filter (HPF) are fixed by the same equation in which the resistance value R 1 or R 2 and the capacitance value C 1 or C 2 are assigned.
  • both the cut-off frequencies fCUTL and fCUTH can be changed to the same degree.
  • FIG. 5 is an illustrative configuration of the band pass filter (BPF) 11 .
  • the BPF is configured with a resistor element R 4 and a variable capacitance element C 3 which are connected in series, placed between an input terminal (IN) and an output terminal (OUT), a variable capacitor element C 4 placed between a middle point on the line connecting the resistor element R 4 and the variable capacitor element C 3 and ground potential, and a resistor element R 3 placed between the output terminal (OUT) and ground potential.
  • the capacitances of the variable capacitor elements C 3 and C 4 are variably controlled by a voltage level input to a control terminal (CRL).
  • the BPF is characterized in that the gain for frequencies up to the cut-off frequency fCUTB 1 increases at a slope of +20 dB/dec and the gain for frequencies exceeding the cut-off frequency fCUTB 2 decreases at a slope of ⁇ 20 dB/dec.
  • variable capacitor elements C 3 and C 4 provided in the band pass filter (BPF) 11 have the same element structures and characteristics as the variable capacitor elements C 1 and C 2 respectively provided in the low pass filter (LPF) 12 and the high pass filter (HPF) 13 and the capacitance values of these capacitor elements change at the same ratio, responsive to the adjustment signal SC input to the control terminal (CRL). Since the cut-off frequencies of all the filters change as a minus first power function depending on the capacitance values C 1 , C 2 , C 3 , and C 4 of the variable capacitor elements, the cut-off frequencies change at the same ratio, responsive to change of the capacitance values.
  • the cut-off frequencies of all the filters change at the same ratio, responsive to the adjustment signal SC.
  • the filter characteristic deviation of the low pass filter (LPF) 12 and the high pass filter (HPF) 13 is adjusted by the adjustment signal SC that is output, depending on gain difference between the output signals SL and SH produced by filtering the reference signal FREF with a reference frequency fREF.
  • the filter characteristic deviation of the band pass filter (BPF) 11 is adjusted correspondingly.
  • FIG. 6 illustrates the capacitance characteristic of the variable capacitor element versus the adjustment signal SC, where the capacitance value decreases, as the voltage level of the adjustment signal SC increases.
  • FIG. 8 shows an illustrative DC converter 14 A configuration.
  • the DC converter is a circuit to smooth the output signal SL of the low pass filter (LPF) 12 and the output signal SH of the high pass filter (HPF) 13 , which are output as frequency signals, into DC voltage signals.
  • LPF low pass filter
  • HPF high pass filter
  • An input terminal (VIN) at which the output signal SL or SH is input is connected to a base terminal of a transistor Q 1 and connected via an inverter I 1 to a base terminal of a transistor Q 2 .
  • Voltage from a reference voltage terminal (VREF) is input to a base terminal of a transistor Q 3 with its emitter terminal connecting to a common node to which the transistors Q 1 and Q 2 also connect.
  • the emitter terminals of the transistors Q 1 to Q 3 are connected via a transistor Q 4 and a resistor element R 5 to a ground potential. Both collector terminals of the transistors Q 1 and Q 2 are connected to a collector terminal of a transistor Q 6 .
  • the transistor Q 6 and a transistor Q 7 form a current mirror circuit and the collector terminal of the transistor Q 6 is connected to the base terminals of the transistors Q 6 and Q 7 .
  • the collector terminal of the transistor Q 6 is connected via a transistor Q 5 and a resistor element R 6 to a ground potential.
  • the base terminals of the transistors Q 4 and Q 5 are connected to a bias terminal (VBS) and function as current sources.
  • the collector terminal of the transistor Q 7 is connected via a resistor element R 7 to a ground potential and its connection point connects to an output terminal (VO). To the output terminal (VO), a smoothing capacitor element C 5 is connected.
  • the output signal SL or SH input at the input terminal (VIN) is compared with a reference signal, not shown, input to the reference voltage terminal (VREF). Because the signal with a voltage level is input to the transistor Q 1 and the signal with an inverted voltage level is input to the transistor Q 2 , every half cycle of the output signal SL or SH input at the input terminal (VIN) and during a period of the voltage level higher than the reference voltage, a bias current from the transistor Q 4 flows across either the transistor Q 1 or Q 2 . This bias current is added to a bias current from the transistor Q 5 and flows into the transistor Q 6 . The bias current added together flows through the transistor Q 7 by the current mirror circuit and flows into the resistor element R 7 .
  • DC voltage signal VL or VH is smoothed by the capacitor element C 5 and output from the output terminal (VO). Voltage amplitude differs depending on the gain of the output signal SL or SH and, accordingly, the period of the voltage higher than the reference voltage differs. In consequence, the DC voltage signal VL or VH with a DC voltage level in proportion to the gain can be produced.
  • FIG. 9 shows an illustrative configuration of the comparator 14 B applied in the first embodiment.
  • the comparator is a circuit that takes the inputs of the DC voltage signals VL and VH smoothed and output by the DC converters 14 A, compares the DC voltage levels of the signals, and outputs the adjustment signal SC.
  • An inverting input terminal (VINM) and a non-inverting input terminal (VINP) which are a differential input pair to which the DC voltage signals VL and VH are input are connected, respectively, to base terminals of transistors Q 10 and Q 11 whose emitter terminals are connected to a common node. Their collector terminals are connected to a current mirror circuit formed by transistors Q 12 and Q 13 and the emitter terminals are connected via a current source B 1 to a ground potential. Base terminals of the transistors Q 12 and Q 13 connect to a common node and the collector terminal of the transistor Q 12 is connected to the base terminals. The collector terminals of the transistors Q 12 and Q 13 are connected, respectively, to the collector terminals of the transistors Q 10 and Q 11 .
  • a connection point between the transistors Q 11 and Q 13 is connected to a collector terminal of a transistor Q 14 .
  • the transistor Q 14 and a transistor 15 form a current mirror circuit and the collector terminal of the transistor Q 14 and the base terminals of the transistors Q 14 and Q 15 are connected.
  • Emitter terminals of the transistors Q 14 and Q 15 are connected via resistor elements R 8 and R 9 to ground potentials.
  • the collector terminal of the transistor Q 14 receives current supplied from a current source B 2 .
  • the collector terminal of the transistor Q 15 is connected via a resistor terminal R 10 to a supply voltage (VCC) and also connected to an output terminal (VO).
  • FIG. 9 the response of the comparator shown in FIG. 9 is explained, based on the cut-off frequency characteristics of the filters ( FIGS. 3 through 5 ), the capacitance characteristic of the variable capacitor elements ( FIG. 6 ) and correlative filter characteristics and deviation ( FIG. 7 ).
  • the filter characteristics of the filters 11 to 13 shift to the high frequency side (in the case of the middle stage in FIG. 7 ).
  • a bias current from the current source B 1 flows mainly through the transistor Q 10 and is propagated by the current mirror circuit, added to a bias current from the current source B 2 , and supplied to the transistor Q 14 .
  • the current mirror circuit By the action of the current mirror circuit, an increased current flows across the resistor element R 10 , a large voltage drop by the resistor element R 10 takes place, and the adjustment signal SC with a low voltage level is output from the output terminal (VO). Consequently, the capacitance values of the variable capacitance element increase to shift the cut-off frequency toward the low frequency side, and the filter characteristics are adjusted.
  • the case is considered where the voltage level of the DC voltage signal VL is lower than the voltage level of the DC voltage signal VH.
  • the filter characteristics of the filters 11 to 13 shift to the low frequency side (in the case of the lower stage in FIG. 7 ).
  • the bias current from the current source B 1 flows mainly through the transistor Q 11 and bypasses the bias current from the current source B 2 .
  • a less bias current is supplied to the transistor Q 14 and, by the action of the current mirror circuit, a reduced current flows across the resistor element R 10 and a small voltage drop by the resistor element R 10 takes place.
  • the adjustment signal SC with a high voltage level is output from the output terminal (VO). Consequently, the capacitance values of the variable capacitance elements decrease to shift the cut-off frequency toward the high frequency side, and the filter characteristics are adjusted.
  • FIGS. 10 through 14 relate to the second embodiment, where the low pass filter (LPF) 12 , high pass filter (HPF) 13 , and band pass filter (BPF) 11 are configured as active filters.
  • LPF low pass filter
  • HPF high pass filter
  • BPF band pass filter
  • FIGS. 10 through 12 show illustrative configurations of so-called Gm-C filters equipped with trans-conductance amplifiers enabling mutual conductance gm adjustment (hereinafter abbreviated as OTA circuits which stand for operational trans-conductance amplifiers) for the low pass filter (LPF) 12 , high pass filter (HPF) 13 , and band pass filter (BPF) 11 , respectively.
  • OTA circuits which stand for operational trans-conductance amplifiers
  • LPF low pass filter
  • HPF high pass filter
  • BPF band pass filter
  • An input terminal (IN) is connected via an adder AD 1 and across a node (N 1 ) to a non-inverting input terminal of an OTA circuit OTA 1 having mutual conductance gm 1 .
  • An output terminal of the OTA circuit OTA 1 is connected across a node (N 2 ) to a negative feedback terminal of the adder AD 1 and also to a non-inverting input terminal of the following-stage OTA circuit OTA 2 .
  • a capacitor element C 21 is connected between the node (N 2 ) and a ground potential.
  • the OTA circuit OTA 2 has mutual conductance gm 2 .
  • An output terminal of the OTA circuit OTA 2 is connected across a node (N 3 ) to the negative feedback terminal of the adder AD 1 .
  • a capacitor element C 22 is connected between the node (N 3 ) and a ground potential.
  • the OTA circuits OTA 1 and OTA 2 have the same circuit structure and characteristic and the capacitor elements C 21 and C 22 have the same element structure and characteristic.
  • the OTA circuits OTA 1 and OTA 2 are equipped with a control terminal (CRL) at which the adjustment signal SC is input.
  • each filter can be configured, its type depending on the position of the node from which the output signal is drawn.
  • the low pass filter LPF
  • the high pass filter HPF
  • the band pass filter BPF
  • the cutoff frequencies of the filters shown in FIGS. 10 through 12 can be obtained by a widely known derivation method as follows.
  • the cut-off frequency is expressed as the function of (mutual conductance/capacitance value) ( ⁇ 1) .
  • the OTA circuits OTA 1 and OTA 2 have the same circuit structure and characteristic and the capacitor elements C 21 and C 22 have the same element structure and characteristic. Consequently, the cut-off frequencies of the filters change at the same rate, responsive to change of mutual conductance by the adjustment signal SC.
  • the filter characteristic deviation of the low pass filter (LPF) 12 and the high pass filter (HPF) 13 is adjusted by the adjustment signal SC that is output, depending on gain difference between the output signals SL and SH produced by filtering the reference signal FREF with a reference frequency fREF.
  • the filter characteristic deviation of the band pass filter (BPF) 11 is adjusted correspondingly.
  • FIG. 13 shows an illustrative OTA circuit configuration.
  • Transistors Q 21 and Q 22 whose emitters are connected to a common node form a differential pair.
  • a base terminal of the transistor Q 21 is connected to a non-inverting input terminal (INP) and a base terminal of the transistor Q 22 is connected to an inverting input terminal (INM).
  • Collector terminals of the transistors Q 21 and Q 22 are connected, respectively, to current sources B 21 and B 22 and receive current from a supply voltage (VCC).
  • the collector terminal of the transistor Q 22 is connected to an output terminal (OUT).
  • the emitter terminals of the transistors Q 21 and Q 22 connected to the common node are connected via a transistor Q 23 and a resistor element R 21 to a ground potential.
  • a base terminal of the transistor Q 23 is connected to a control terminal (CRL).
  • a bias current IB flowing across the transistor Q 23 is controlled. More specifically, the bias current IB is fixed by applying the adjustment signal SC voltage level less a forward bias voltage by approximately 0.6 V between the base and emitter of the transistor Q 23 to the resistor element R 21 . In other words, the bias current IB is determined in proportion to the adjustment signal SC voltage level.
  • gm IB/(4VT); that is, the mutual conductance is controlled in proportion to the bias current IB.
  • VT k ⁇ T/q, where k is a Boltzmann constant, T is absolute temperature, and q is the amount of electron charge. More specifically, under a constant temperature, the mutual conductance gm is proportional to the bias current IB and is controlled in proportion to the adjustment signal SC voltage level.
  • FIG. 14 shows an illustrative configuration of the comparator 14 B applied in the second embodiment.
  • the comparator is a circuit that takes the inputs of the DC voltage signals VL and VH smoothed and output by the DC converters 14 A, compares the DC voltage levels of the signals, and outputs the adjustment signal SC.
  • a non-inverting input terminal (INP) and an inverting input terminal (INM) which are a differential input pair to which the DC voltage signals VL and VH are input are connected, respectively, to base terminals of transistors Q 24 and Q 25 whose emitter terminals are connected to a common node.
  • Their collector terminals are connected to a current mirror circuit formed by transistors Q 26 and Q 27 and the emitter terminals are connected via a current source B 23 to a ground potential.
  • Base terminals of the transistors Q 26 and Q 27 connect to a common node and the collector terminal of the transistor Q 26 is connected to the base terminals.
  • the collector terminals of the transistors Q 26 and Q 27 are connected, respectively, to the collector terminals of the transistors Q 24 and Q 25 .
  • a connection point between the transistors Q 25 and Q 27 is connected via a capacitor element C 21 to a ground potential and also connected via a resistor element R 22 to a base terminal of a transistor Q 28 .
  • An emitter terminal of the transistor Q 28 is connected via a resistor element R 23 to a ground potential and its collector terminal is connected to a collector terminal of a transistor Q 29 and base terminals of the transistors Q 29 and Q 30 .
  • the transistors Q 29 and Q 30 form a current mirror circuit.
  • a collector terminal of the transistor Q 30 is connected to collector and base terminals of a transistor Q 31 whose emitter terminal is connected to a ground terminal.
  • a current source B 24 to which a voltage is supplied from a supply voltage (VCC) is also connected to the collector and base terminals of the transistor Q 31 which is connected to an output terminal (OUT).
  • the output terminal (OUT) is connected to the control circuit of the OTA circuit ( FIG. 13 ) and the bias current IB is adjusted, depending on the adjustment signal SC output from the output terminal (OUT).
  • the transistor Q 31 ( FIG. 14 ) and the transistor Q 23 ( FIG. 13 ) form a current mirror circuit and the bias current IB is adjusted, depending on the current flowing across the transistor Q 31 .
  • the case is considered where the voltage level of the DC voltage signal VL is higher than the voltage level of the DC voltage signal VH.
  • the filter characteristics of the filters 11 to 13 shift to the high frequency side (in the case of the middle stage in FIG. 7 ).
  • a bias current from the current source B 23 flows mainly through the transistor Q 25 and the transistor Q 28 is placed in a non-conductive state. No current flows across the current mirror circuit formed by the transistors Q 29 and Q 30 and only the current source B 24 supplies current to the transistor Q 31 .
  • Current flowing across the transistor Q 23 ( FIG. 13 ) is limited to the current from the current source B 24 and the bias current IB is limited.
  • the mutual conductance gm is limited to shift the cut-off frequency toward the low frequency side and the filter characteristics are adjusted.
  • the filter characteristics of the filters 11 to 13 shift to the low frequency side (in the case of the lower stage in FIG. 7 ).
  • the bias current from the current source B 23 flows mainly through the transistor Q 24 and is propagated by the current mirror circuit, making the transistor Q 28 conductive.
  • Current flowing across the transistor Q 23 ( FIG. 13 ) increase.
  • the mutual conductance gm is increased to shift the cut-off frequency toward the high frequency side and the filter characteristics are adjusted.
  • the low pass filter (LPF) 12 and the high pass filter (HPF) 13 are tuned so that the frequency-gain characteristic line in an attenuation band of the low pass filter linearly falls, while that line of the high pass filter linearly rises, both the lines crossing at the reference frequency fREF.
  • the comparison and adjustment section can detect gain difference between the output signals SL and SH output from the low pass filter (LPF) 12 and the high pass filter (HPF) 13 by filtering the reference signal FREF with a reference frequency fREF and determine the deviation from the target value.
  • the comparison and adjustment section feeds back this gain difference to the filters to adjust the filter characteristics of the low pass filter (LPF) 12 and the high pass filter (HPF) 13 toward a direction to compensate the gain difference.
  • the filter characteristic of the band pass filter (BPF) 11 which is an example of a predetermined-band pass filter is also subjected to change.
  • These low pass filter (LPF) 12 , high pass filter (HPF) 13 , and band pass filter (BPF) 11 are correlative in predetermined correlation.
  • the capacitor elements and/or OTA circuits have the same element structure and characteristics or the same circuit structure and characteristics.
  • the low pass filter (LPF) 12 and the high pass filter (HPF) 13 are used in combination and tuned so that the frequency-gain characteristic line in an attenuation band of the low pass filter linearly falls, while that line of the high pass filter linearly rises, both the lines crossing at the reference frequency fREF. Therefore, in the attenuation band where the crossing of the characteristic lines occurs, the slope of the frequency-gain characteristic line of the low pass filter is opposite to the slope of that line of the high pass filter and even a slight shift of the crossing point in frequency can be detected as a large gain difference. Sensitivity of detecting filter characteristic deviation is high and the filter characteristics can be adjusted with high accuracy.
  • the DC converters 14 A are provided to smooth the output signals SL and SH from the low pass filter (LPF) 12 and the high pass filter (HPF) 13 into DC voltage signals VL and VH.
  • the DC voltage signals VL and VH are compared by the comparator 14 B and gain difference between the filters can be detected. There is no need to detect a phase shift of the output signals SL and SH and to provide a large logic circuit such as an up/down counter.
  • the DC converter as illustrated in FIG. 8 and the comparator as illustrated in FIG. 9 or 14 can be configured by combining the section for DC voltage comparison using a differential pair or the like and the section for increasing and decreasing the bias current using a current mirror circuit or the like. The circuitry can be simplified.
  • Adjustment of the filter characteristics of filtering the reference signal FREF with a reference frequency fREF which differs from the input to the band pass filter (BPF) 11 can be performed. Independent of the frequency of the input signal FIN to the band pass filter (BPF) 11 , the filter characteristics can be adjusted. Even for the band pass filter (BPF) 11 that filters an input signal FIN of a high frequency bandwidth, the filter characteristic can be adjusted surely. Because filter characteristic deviation is converted to DC voltage values and adjustment is performed, even when the reference signal FREF with a reference frequency fREF has a high frequency, the filter characteristic can be adjusted surely. Frequency characteristic adjustment for a wide range of frequencies can be performed with ease.
  • the filters 11 to 13 are configured as passive filters.
  • the filters respectively include the variable capacitor element having the same structure and characteristics and the cut-off frequencies of the filters equally depend on the capacitance value. The characteristics of the filters are adjusted by adjusting the capacitance value.
  • the filters 11 to 13 are configured as Gm-C filters.
  • the filters respectively include the OTA circuits having the same structure and characteristics and the cut-off frequencies of the filters equally depend on the mutual conductance gm. The characteristics of the filters are adjusted by adjusting the mutual conductance gm.
  • the present invention is not so limited.
  • it may be possible to use variable capacitor element and adjust the capacitance value. Filters may be configured with some other elements and circuits with parameters on which the cut-off frequencies equally depend. For such cases as well, it will be appreciated that the invention can be applied similarly.
  • a predetermined-band pass filter is described as the band pass filter (BPF); however, the present invention is not so limited.
  • the predetermined-band pass filter may be a low pass filter (LPF) or a high pass filter (HPF).
  • the output signals SL and SH from the low pass filter (LPF) 12 and the high pass filter (HPF) 13 are smoothed into DC voltage signals VL and VH as outputs by the DC converters 14 A; however, the present invention is not so limited.
  • Alternative arrangement is possible in which signals corresponding to the gains of the output signals VL and VH are output by observing the peak voltages of the output signals VL and VH, integrating the output signals VL and VH, or other equivalent methods.
  • an analog filter circuit in which filter characteristics can be adjusted, depending on gain difference between output signals from a low pass filter and a high pass filter to which a reference frequency signal is input and in which filter characteristic deviation can be adjusted with simple circuitry and a filter adjustment method thereof can be provided.

Landscapes

  • Networks Using Active Elements (AREA)
US11/119,921 2005-01-06 2005-05-03 Analog filter circuit and adjustment method thereof Abandoned US20060145754A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US11/600,847 US7245178B2 (en) 2005-01-06 2006-11-17 Analog filter circuit and adjustment method thereof

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2005001559A JP4443424B2 (ja) 2005-01-06 2005-01-06 アナログフィルタ回路
JP2005-001559 2005-01-06

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US11/600,847 Continuation US7245178B2 (en) 2005-01-06 2006-11-17 Analog filter circuit and adjustment method thereof

Publications (1)

Publication Number Publication Date
US20060145754A1 true US20060145754A1 (en) 2006-07-06

Family

ID=36451708

Family Applications (2)

Application Number Title Priority Date Filing Date
US11/119,921 Abandoned US20060145754A1 (en) 2005-01-06 2005-05-03 Analog filter circuit and adjustment method thereof
US11/600,847 Expired - Fee Related US7245178B2 (en) 2005-01-06 2006-11-17 Analog filter circuit and adjustment method thereof

Family Applications After (1)

Application Number Title Priority Date Filing Date
US11/600,847 Expired - Fee Related US7245178B2 (en) 2005-01-06 2006-11-17 Analog filter circuit and adjustment method thereof

Country Status (4)

Country Link
US (2) US20060145754A1 (fr)
EP (1) EP1679793A3 (fr)
JP (1) JP4443424B2 (fr)
KR (1) KR100756613B1 (fr)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070217549A1 (en) * 2006-03-14 2007-09-20 Kwo-Wei Chang FSK Demodulator, FM Demodulator, and Related Method with A Build-in Band-pass Filter
US20070229174A1 (en) * 2006-03-14 2007-10-04 Kwo-Wei Chang Calibration loop, filter circuit and related method capable of automatically adjusting center frequency of a filter
US20090179696A1 (en) * 2005-04-28 2009-07-16 Kabushiki Kaisha Toshiba Time constant automatic adjusting circuit, filter circuit system, and method of automatically adjusting time constant
US20150112621A1 (en) * 2012-06-01 2015-04-23 Mitsubishi Electric Corporation Voltage detection device for transforming apparatus

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7203474B2 (en) * 2001-10-24 2007-04-10 Rohm Co., Ltd. Receiver system
US7477099B2 (en) * 2004-12-03 2009-01-13 Panasonic Corporation Filter adjustment circuit
US20090315619A1 (en) * 2005-12-15 2009-12-24 Neuro Solution Corp. Circuit for adjusting cutoff frequency of filter
US20070288183A1 (en) * 2006-06-07 2007-12-13 Cherik Bulkes Analog signal transition detector
KR100776666B1 (ko) 2006-11-02 2007-11-19 한국전자통신연구원 저역 통과 필터의 주파수 특성과 큐 팩터 조정 장치 및 그방법
KR100853526B1 (ko) * 2007-02-23 2008-08-21 충북대학교 산학협력단 저역 통과 필터에 의해 이득 제어가 이루어지는 무선수신기
JP2008301182A (ja) * 2007-05-31 2008-12-11 Fujitsu Microelectronics Ltd フィルタ回路および半導体装置
US8366628B2 (en) * 2007-06-07 2013-02-05 Kenergy, Inc. Signal sensing in an implanted apparatus with an internal reference
US8554267B2 (en) * 2009-12-26 2013-10-08 Motorola Solutions, Inc. Broadband input frequency adaptive technique for filter tuning and quadrature generation
US11460873B2 (en) 2020-06-09 2022-10-04 Samsung Electronics Co., Ltd. Power management integrated circuit including detection circuit with capacitive element

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5371803A (en) * 1990-08-31 1994-12-06 Bellsouth Corporation Tone reduction circuit for headsets
US6538498B2 (en) * 1998-07-24 2003-03-25 Gct Semiconductor, Inc. Gm-C tuning circuit with filter configuration
US6791401B2 (en) * 2001-10-10 2004-09-14 Renesas Technology Corp. Continuous-time analog filter having controllable gain characteristics

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03121610A (ja) 1989-10-04 1991-05-23 Nec Ic Microcomput Syst Ltd フィルタ回路
JPH0983294A (ja) 1995-09-14 1997-03-28 Asahi Kasei Micro Syst Kk Ｇｍ−Ｃフィルタ回路およびＧｍ−Ｃフィルタの調整方法
JP3563204B2 (ja) * 1996-06-19 2004-09-08 株式会社ルネサステクノロジ フィルタ
US6307418B1 (en) * 1999-03-11 2001-10-23 U.S. Philips Corporation Rectifier circuit
JP2003078392A (ja) * 2001-09-04 2003-03-14 Sony Corp 自動追従型バンドパスフィルタおよび光ディスク再生装置
JP3914463B2 (ja) * 2002-05-29 2007-05-16 株式会社日立製作所 コンパレータ
JP3704112B2 (ja) * 2002-08-20 2005-10-05 株式会社東芝 信号電圧検出回路
JP2004312141A (ja) 2003-04-03 2004-11-04 Sony Corp 信号レベル調整装置、音声出力装置
KR20050012483A (ko) * 2003-07-25 2005-02-02 유티스타콤코리아 유한회사 피드백 루프를 이용하여 캐리어 피드스루를 개선한 ａｑｍ방식의 업-컨버전 장치

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5371803A (en) * 1990-08-31 1994-12-06 Bellsouth Corporation Tone reduction circuit for headsets
US6538498B2 (en) * 1998-07-24 2003-03-25 Gct Semiconductor, Inc. Gm-C tuning circuit with filter configuration
US6791401B2 (en) * 2001-10-10 2004-09-14 Renesas Technology Corp. Continuous-time analog filter having controllable gain characteristics

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090179696A1 (en) * 2005-04-28 2009-07-16 Kabushiki Kaisha Toshiba Time constant automatic adjusting circuit, filter circuit system, and method of automatically adjusting time constant
US7865163B2 (en) * 2005-04-28 2011-01-04 Kabushiki Kaisha Toshiba Time constant automatic adjusting circuit, filter circuit system, and method of automatically adjusting time constant
US20070217549A1 (en) * 2006-03-14 2007-09-20 Kwo-Wei Chang FSK Demodulator, FM Demodulator, and Related Method with A Build-in Band-pass Filter
US20070229174A1 (en) * 2006-03-14 2007-10-04 Kwo-Wei Chang Calibration loop, filter circuit and related method capable of automatically adjusting center frequency of a filter
US7860192B2 (en) 2006-03-14 2010-12-28 Princeton Technology Corporation FSK demodulator, FM demodulator, and related method with a build-in band-pass filter
US20150112621A1 (en) * 2012-06-01 2015-04-23 Mitsubishi Electric Corporation Voltage detection device for transforming apparatus
US10338102B2 (en) * 2012-06-01 2019-07-02 Mitsubishi Electric Corporation Voltage detection device for transforming apparatus

Also Published As

Publication number Publication date
EP1679793A2 (fr) 2006-07-12
JP2006191373A (ja) 2006-07-20
US20070057719A1 (en) 2007-03-15
US7245178B2 (en) 2007-07-17
JP4443424B2 (ja) 2010-03-31
KR20060080848A (ko) 2006-07-11
KR100756613B1 (ko) 2007-09-10
EP1679793A3 (fr) 2007-12-19

Similar Documents

Publication Publication Date Title
US7245178B2 (en) Analog filter circuit and adjustment method thereof
US8854125B2 (en) Linear amplifier that perform level shift and method of level shifting
US7030688B2 (en) Low-pass filter for a PLL, phase-locked loop and semiconductor integrated circuit
US6690232B2 (en) Variable gain amplifier
US7551023B2 (en) Amplifier with low pass filter feedback
US20130082672A1 (en) Capacitor-free low drop-out regulator
US8063700B2 (en) Amplifier arrangement and method for amplifying a signal
US20130265106A1 (en) Transconductance adjustment circuit, circuit device, and electronic apparatus
US8373488B2 (en) Integrated circuit of an integrator with enhanced stability and related stabilization method
US6504436B2 (en) Transconductance tuning circuit with independent frequency and amplitude control
US7436260B2 (en) Controlling the ratio of amplification factors between linear amplifiers
US4639679A (en) Frequency-doubling circuit
US7714269B2 (en) Light receiving circuit
JP3822105B2 (ja) カットオフ周波数の変動が最小化されたフィルタ
US4068188A (en) Phase locked loop circuit
US7075372B2 (en) Programmable automatic signal amplitude control circuit
KR100399166B1 (ko) 제어회로를구비한조정가능한저항장치
EP1629594A1 (fr) Perfectionnements apportes au circuits transconducteurs
US6933773B2 (en) Integrated circuit
US20070046272A1 (en) Non-linear circuit
JP3147102B2 (ja) 遮断周波数制御回路
JPH0834404B2 (ja) フィルタの自動調整回路
JP2008211490A (ja) フィルタ回路
JPH09326636A (ja) 発振器
US20010004221A1 (en) Variable capacitance circuit

Legal Events

Date Code Title Description
AS Assignment

Owner name: FUJITSU LIMITED, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:KITANO, MAYO;REEL/FRAME:016527/0408

Effective date: 20050414

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION