US20010026972A1 - Integrated circuit device with MIM capacitance circuit and method of manufacturing the same - Google Patents
Integrated circuit device with MIM capacitance circuit and method of manufacturing the same Download PDFInfo
- Publication number
- US20010026972A1 US20010026972A1 US09/805,479 US80547901A US2001026972A1 US 20010026972 A1 US20010026972 A1 US 20010026972A1 US 80547901 A US80547901 A US 80547901A US 2001026972 A1 US2001026972 A1 US 2001026972A1
- Authority
- US
- United States
- Prior art keywords
- layer
- silicon
- conductive layer
- forming
- silicon layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000004519 manufacturing process Methods 0.000 title claims description 16
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims abstract description 105
- 229910052710 silicon Inorganic materials 0.000 claims abstract description 105
- 239000010703 silicon Substances 0.000 claims abstract description 105
- 229910052751 metal Inorganic materials 0.000 claims abstract description 44
- 239000002184 metal Substances 0.000 claims abstract description 44
- 239000000758 substrate Substances 0.000 claims abstract description 33
- 239000004065 semiconductor Substances 0.000 claims abstract description 19
- 229910021332 silicide Inorganic materials 0.000 claims abstract description 12
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 claims abstract description 12
- 238000000034 method Methods 0.000 claims description 61
- 238000001312 dry etching Methods 0.000 claims description 29
- 238000009792 diffusion process Methods 0.000 claims description 20
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 17
- 238000000059 patterning Methods 0.000 claims description 14
- 239000012535 impurity Substances 0.000 claims description 13
- 238000005468 ion implantation Methods 0.000 claims description 9
- 238000004544 sputter deposition Methods 0.000 claims description 6
- 229910021417 amorphous silicon Inorganic materials 0.000 claims description 5
- 230000003213 activating effect Effects 0.000 claims description 2
- 239000010410 layer Substances 0.000 description 183
- 239000010408 film Substances 0.000 description 71
- 229910021342 tungsten silicide Inorganic materials 0.000 description 60
- WQJQOUPTWCFRMM-UHFFFAOYSA-N tungsten disilicide Chemical compound [Si]#[W]#[Si] WQJQOUPTWCFRMM-UHFFFAOYSA-N 0.000 description 59
- 229920005591 polysilicon Polymers 0.000 description 12
- QGZKDVFQNNGYKY-UHFFFAOYSA-N Ammonia Chemical compound N QGZKDVFQNNGYKY-UHFFFAOYSA-N 0.000 description 10
- 229910052782 aluminium Inorganic materials 0.000 description 10
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 10
- 206010040844 Skin exfoliation Diseases 0.000 description 9
- 230000007547 defect Effects 0.000 description 8
- 238000005530 etching Methods 0.000 description 7
- 239000007789 gas Substances 0.000 description 6
- 229910021529 ammonia Inorganic materials 0.000 description 5
- 239000002344 surface layer Substances 0.000 description 5
- XPDWGBQVDMORPB-UHFFFAOYSA-N Fluoroform Chemical compound FC(F)F XPDWGBQVDMORPB-UHFFFAOYSA-N 0.000 description 4
- 239000011229 interlayer Substances 0.000 description 4
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 3
- 239000000203 mixture Substances 0.000 description 3
- 239000010936 titanium Substances 0.000 description 3
- 229910052719 titanium Inorganic materials 0.000 description 3
- 238000000137 annealing Methods 0.000 description 2
- 238000007254 oxidation reaction Methods 0.000 description 2
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 1
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 1
- 238000004458 analytical method Methods 0.000 description 1
- 229910052796 boron Inorganic materials 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
- H01L27/0611—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region
- H01L27/0617—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type
- H01L27/0629—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type in combination with diodes, or resistors, or capacitors
Definitions
- the present invention relates to an integrated circuit device having an MIM (Metal Insulator Metal) capacitance circuit, and a method of manufacturing such an integrated circuit device.
- MIM Metal Insulator Metal
- MIM capacitance circuit which is a minute capacitance circuit fabricated according to the thin film technology.
- the MIM capacitance circuit is of a structure including a lower metal electrode and an upper metal electrode that are disposed in facing relationship to each other with a capacitance film interposed therebetween.
- integrated circuit device 100 is of a hybrid structure including digital and analog circuits that are mounted on single p-type silicon substrate 101 .
- the analog circuit has MIM capacitance circuit 102 as part thereof, and the digital circuit has CMOS transistor assembly 103 as part thereof.
- CMOS transistor assembly 103 comprises a pair of n-type and p-type MOS transistors 104 , 105 .
- element-separating field insulating film 106 is formed in the entire surface layer of silicon substrate 101 and has a pair of openings where there are disposed respective n-type MOS transistor 104 and p-type MOS transistor 105 .
- n well 110 a and p well 110 b are formed in the surface layer of silicon substrate 101 .
- n-type source and drain diffusion layers 111 a and p-type source and drain diffusion layers 111 b are formed on both sides of the surface layers of n well 110 a and p well 110 b .
- Silicide layers 112 a , 112 b containing titanium are formed in the respective surfaces of source and drain diffusion layers 111 a , 111 b , and connected to respective aluminum electrodes 113 .
- Gate insulating films 114 are formed respectively in n-type MOS transistor 104 and p-type MOS transistor 105 . Gate insulating films 114 extend from the surfaces of n well 110 a and p well 110 b to the surfaces of inner edges of source and drain diffusion layers 111 a , 111 b . Gate layers 115 of polysilicon and gate electrodes 116 of tungsten silicide are deposited in the order named in the central regions of the surfaces of gate insulating films 114 .
- CMOS transistor 103 of the above structure is covered in its entirety with interlayer insulating film 118 which has contact holes where aluminum electrodes 113 are buried.
- MIM capacitance circuit 102 is formed on the surface of field insulating film 106 and has lower metal electrode 120 disposed on the surface of field insulating film 106 , insulating capacitance film 121 disposed on lower metal electrode 120 , and upper metal electrode 122 disposed as a second conductive layer on insulating capacitance film 121 .
- Lower metal electrode 120 comprises polysilicon film 123 and tungsten silicide film 124 as a first conductive layer.
- Side walls 125 are formed outside of lower metal electrode 120 , insulating capacitance film 121 , and upper metal electrode 122 .
- Insulating capacitance film 121 is formed of HTO (High Temperature Oxide), and upper metal electrode 122 is formed of tungsten silicide. As shown in FIG. 5 of the accompanying drawings, insulating capacitance film 121 and upper metal electrode 122 are patterned in an area smaller than the area of lower metal electrode 120 , and side walls 125 are formed outside of insulating capacitance film 121 and upper metal electrode 122 .
- HTO High Temperature Oxide
- Aluminum electrode 113 is connected to the surface of upper metal electrode 122 .
- Aluminum electrode 113 is also connected to a region of the surface of lower metal electrode 120 which extends outwardly of insulating capacitance film 121 and upper metal electrode 122 .
- MOS transistors 104 , 105 and MIM capacitance circuit 102 are shown as having equal dimensions. Actually, however, MIM capacitance circuit 102 has an area that is sufficiently larger than the areas of MOS transistors 104 , 105 .
- CMOS transistor 103 can contribute to the digital processing of the digital circuit, and MIM capacitance circuit 102 can hold a variable voltage as an analog value of the analog circuit.
- FIG. 2 a A process of fabricating integrated circuit device 100 will be described below with reference to FIGS. 2 a through 4 b of the accompanying drawings.
- an impurity of boron or phosphor is introduced into the surface layer of p-type silicon substrate 101 by way of ion implantation to form n well 110 a and p well 110 b therein, and then field insulating film 106 is formed on the surface of silicon substrate 101 in a predetermined pattern which allows portions of the surfaces of n well 110 a and p well 110 b to be exposed.
- gate insulating film 114 is formed by way of thermal oxidization on the exposed surfaces of n well 110 a and p well 110 b .
- polysilicon layer 130 , tungsten silicide layer 131 as a first conductive layer, HTO layer 132 , and tungsten silicide layer 133 are grown in the order named on the entire surface of silicon substrate 101 .
- polysilicon layer 130 and tungsten silicide layers 131 , 133 are formed according to a sputtering process or a CVD process, and HTO layer 132 is formed according to a CVD process.
- resist mask 134 having a predetermined pattern is deposited on the surface of upper tungsten silicide layer 133 , and the assembly with resist mask 134 is etched by way of dry etching to pattern tungsten silicide layer 133 and HTO layer 132 , thus forming insulating capacitance film 121 and upper metal electrode 122 of MIM capacitance circuit 102 .
- resist mask 135 having a predetermined pattern is deposited on the surface of lower tungsten silicide layer 131 which has been exposed by the above patterning process.
- the assembly with the resist mask 135 is etched by way of dry etching to pattern tungsten silicide layer 131 and polysilicon layer 130 , thus forming lower metal electrode 120 of MIM capacitance circuit 102 and gate electrodes 116 and gate layers 115 of MOS transistors 104 , 105 .
- the above dry etching process employs etching gases of CHF 3 /O 2 , CF 4 , etc. Resist masks 134 , 135 are removed by an ammonia-based solution after the dry etching process.
- a p-type impurity is introduced by way of ion implantation from above the surface of thin oxide film 136 into the position of n well 110 a of MOS transistor 104
- an n-type impurity is introduced by way of ion implantation from above the surface of thin oxide film 136 into the position of p well 110 b of MOS transistor 105 .
- These introduced impurities are then activated by annealing to form source and drain diffusion layers 111 a , 111 b.
- thin oxide film 136 is removed by dry etching, exposing source and drain diffusion layers 111 a , 111 b .
- silicide layers 112 a , 112 b containing titanium are formed on the surfaces of exposed source and drain diffusion layers 111 a , 111 b .
- interlayer insulating film 118 is deposited on the entire assembly, contact holes are formed therein, and then aluminum electrodes 113 are buried in the contact holes, thereby completing integrated circuit device 100 .
- MIM capacitance circuit 102 can hold a variable voltage as an analog value of the analog circuit, and CMOS transistor 103 can contribute to the digital processing of the digital circuit.
- the above fabrication process can fabricate integrated circuit device 100 with an increased productivity because MIM capacitance circuit 102 and CMOS transistor 103 can be formed simultaneously on one substrate.
- MIM capacitance circuit 102 has its area increased by CMOS transistor 103 to meet functional requirements.
- FIG. 6 of the accompanying drawings as the area S of MIM capacitance circuit 102 increases, the above defects, or specifically peelings of tungsten silicide film 124 and insulating capacitance film 121 , occur more frequently.
- HTO layer 132 is formed on the surface of tungsten silicide layer 131 by a CVD process, a silicon component flows out of tungsten silicide layer 131 due to the heat produced by the CVD process, reducing the silicon concentration in tungsten silicide layer 131 .
- insulating capacitance film 121 and tungsten silicide film 124 are patterned by dry etching to expose tungsten silicide layer 131 , and exposed tungsten silicide layer 131 and polysilicon layer 130 are patterned by dry etching. It has also been found that in these dry etching processes, components F, O of the etching gases CHF 3 /O 2 , CF 4 are introduced into exposed tungsten silicide layer 131 , thereby damaging exposed tungsten silicide layer 131 .
- resist masks 134 , 135 are necessarily required to be formed and removed.
- an ammonia-based solution is used to remove resist masks 134 , 135 , a silicon component flows out of tungsten silicide layer 131 , reducing the silicon concentration in tungsten silicide layer 131 .
- the p-type and n-type impurities introduced into silicon substrate 101 by way of ion implantation are activated by being annealed at 800° C. It has also been found that when these impurities are annealed, a silicon component also flows out of tungsten silicide layer 131 , reducing the silicon concentration in tungsten silicide layer 131 .
- an MIM capacitance circuit having a first conductive layer, an insulating layer, and a second conductive layer is formed on a surface of a semiconductor substrate.
- a silicon layer is formed on a surface of the first conductive layer, and the insulating layer is formed on a surface of the silicon layer. Since the silicon layer can be formed by a sputtering process which does not require heating or plasma, the first conductive layer is not damaged when the silicon layer is formed on the surface of the first conductive layer.
- the silicon layer may be formed of polycrystalline silicon or amorphous silicon.
- the insulating layer is preferably formed of HTO by a CVD process. Inasmuch as the insulating layer is formed on the surface of the silicon layer, the first conductive layer is not damaged when the insulating layer is formed by a CVD process. Thereafter, the insulating layer is patterned preferably by dry etching. Because the insulating layer is patterned on the surface of the silicon layer, the first conductive layer is not damaged by the patterning of the insulating layer.
- the silicon layer and the first conductive layer are patterned in an area greater than an area in which the second conductive layer and the insulating layer are patterned.
- the silicon layer and the first conductive layer are patterned, at least a portion of a region of the silicon layer where the insulating layer is not deposited is removed to expose the first conductive layer, one of a pair of electrodes is connected to the surface of the exposed conductive layer, and the other of the pair of electrodes is connected to the surface of the second conductive layer. Since the silicon layer has been removed from the surface of the first conductive layer to which one of the electrodes is connected, the resistance of the junction between the electrode and the MIM capacitance circuit is not increased.
- the method may include the step of forming a transistor element on the semiconductor substrate, the step of forming a transistor element comprising the steps of forming an electrode layer on the surface of the semiconductor substrate and forming a diffusion layer on the surface of the semiconductor substrate.
- the step of forming an electrode layer includes the steps of forming an electrode layer of the first conductive layer and removing the silicon layer from a surface of the electrode layer when the silicon layer is removed.
- the transistor element can be formed on the same semiconductor substrate as the MIM capacitance circuit in the process of fabricating the MIM capacitance circuit.
- the electrode layer of the transistor element is formed of the first conductive layer, and the silicon layer is formed on the surface of the electrode layer.
- the silicon layer on the electrode layer is removed at the same time that the silicon layer is removed in the fabrication of the MIM capacitance circuit As a result, the resistance of the junction between the electrode layer of the transistor element and the electrode connected thereto is not increased.
- the step of forming a diffusion layer comprises the steps of, after the silicon layer is patterned, forming a thin oxide film on the entire surface of the semiconductor substrate, introducing an impurity into the semiconductor substrate from a surface of the thin oxide film by way of ion implantation, and activating the impurity.
- the thin oxide film is removed by dry etching, and a portion of the silicon layer which has been exposed by removing the thin oxide film is removed.
- the thin oxide film is removed by dry etching. By simultaneously removing the thin oxide film and an unwanted portion of the silicon layer, no dedicated step of removing the silicon layer is necessary.
- the integrated circuit device according to the present invention is manufactured by the above method.
- the integrated circuit device thus manufactured has an MIM capacitance circuit formed on a semiconductor substrate, the MIM capacitance circuit comprising a first conductive layer of metal silicide, a silicon layer formed on a surface of the first conductive layer, an insulating layer formed on a surface of the silicon layer, and a second conductive layer of metal or metal silicide formed on a surface of the insulating layer. Since any damage caused to the first conductive layer is small, the integrated circuit device suffers few defects such as peelings in the boundary between the first conductive layer and the insulating layer, and hence is highly reliable.
- FIG. 1 is a vertical cross-sectional view of a portion of a conventional integrated circuit device
- FIGS. 2 a , 2 b , 3 a , 3 b , 4 a , and 4 b are vertical cross-sectional views showing successive steps of a process of fabricating the integrated circuit device shown in FIG. 1;
- FIG. 5 is a plan view showing a patterned shape of an MIM capacitance circuit illustrated in FIG. 1;
- FIG. 6 is a graph showing the relationship between the area of the MIM capacitance circuit illustrated in FIG. 1 and the percentage of peelings thereof;
- FIG. 7 is a vertical cross-sectional view of a portion of an integrated circuit device according to an embodiment of the present invention.
- FIGS. 8 a , 8 b , 9 a , 9 b , 10 a , 10 b , and 11 are vertical cross-sectional views showing successive steps of a process of fabricating the integrated circuit device shown in FIG. 7;
- FIG. 12 is a graph showing the relationship between the area of an MIM capacitance circuit illustrated in FIG. 7 and the percentage of peelings thereof;
- FIGS. 7 through 12 An embodiment according to the present invention will be described below with reference to FIGS. 7 through 12. Those parts shown in FIGS. 7 through 12 which are identical to those shown in FIGS. 1 through 6 are denoted by identical reference characters.
- integrated circuit device 200 has CMOS transistor 103 and MIM capacitance circuit 201 which are formed on p-type silicon substrate 101 .
- Integrated circuit device 200 differs from the conventional integrated circuit device with respect to the structure of MIM capacitance circuit 201 .
- MIM capacitance circuit 201 has silicon film 202 of polycrystalline or amorphous silicon formed on the surface of lower metal electrode 120 in the same pattern as insulating capacitance film 121 and upper metal electrode 122 .
- Insulating capacitance film 121 is formed on the surface of silicon film 202 .
- integrated circuit device 200 Other structural and functional details of integrated circuit device 200 are the same as those of the conventional integrated circuit device, and will not be described below.
- n well 110 a and p well 110 b are formed in the surface layer of silicon substrate 101 , and then field insulating film 106 is formed on the surface of silicon substrate 101 in the same manner as with the conventional process.
- gate insulating film 114 is formed by way of thermal oxidization on the exposed surfaces of n well 110 a and p well 110 b .
- polysilicon layer 130 , tungsten silicide layer 131 , and silicon layer 203 are formed in the order named on the entire surface of silicon substrate 101 .
- tungsten silicide layer 131 has a silicon-to-tungsten silicide composition ratio of 2.7, and a thickness in the range from 150 to 200 nm
- silicon layer 203 has a thickness in the range from 20 to 50 nm.
- Polysilicon layer 130 and tungsten silicide layer 131 can be formed in the same manner as with the conventional process, and silicon layer 203 can be formed according to a sputtering process.
- HTO layer 132 is formed on the surface of silicon layer 203 , and tungsten silicide layer 133 is formed on the surface of HTO layer 132 .
- HTO layer 132 is formed in an atmosphere at a temperature ranging from 800 to 850° C. according to a CVD process, and has a thickness in the range from 30 to 50 nm.
- the composition ratio, thickness, and fabrication process of tungsten silicide layer 133 are the same as those of tungsten silicide layer 131 on polysilicon layer 130 .
- resist mask 134 having a predetermined pattern is deposited on the surface of upper tungsten silicide layer 133 , and the assembly with resist mask 134 is etched by way of dry etching to pattern tungsten silicide layer 133 and HTO layer 132 to the surface of silicon layer 203 , thus forming insulating capacitance film 121 and upper metal electrode 122 of MIM capacitance circuit 201 on the surface of silicon layer 203 .
- resist mask 135 having a predetermined pattern is deposited on the surface of silicon layer 203 which has been exposed by the above patterning process.
- the assembly with the resist mask 135 is etched by way of dry etching to pattern silicon layer 203 , tungsten silicide layer 131 , and polysilicon layer 130 , thus forming lower metal electrode 120 of MIM capacitance circuit 201 and gate electrodes 116 and gate layers 115 of MOS transistors 104 , 105 .
- silicon layer 203 , tungsten silicide layer 131 , and polysilicon layer 130 are patterned such that the area of the region which will serve as lower metal electrode 120 is greater than the area of insulating capacitance film 121 and upper metal electrode 122 of MIM capacitance circuit 201 .
- the above dry etching process employs etching gases of CHF 3 /O 2 , CF 4 , etc. Resist masks 134 , 135 on the surface of silicon layer 203 are removed by an ammonia-based solution after the dry etching process.
- thin oxide film 136 is removed in its entirety by dry etching with etching gases of CHF 3 /O 2 , CF 4 .
- etching gases of CHF 3 /O 2 , CF 4 .
- the mixture ratio of these etching gases is changed to increase the isotropy of the etching process.
- the dry etching process removes not only thin oxide film 136 , but also the exposed portion of silicon layer 203 .
- silicon film 202 is formed only below insulating capacitance film 121 of MIM capacitance circuit 201 .
- silicide layers 112 a , 112 b containing titanium are formed on the surfaces of source and drain diffusion layers 111 a , 111 b which have been exposed by the removal of thin oxide film 136 . Then, as shown in FIG. 7, after interlayer insulating film 118 is deposited on the entire assembly, contact holes are formed therein, and then aluminum electrodes 113 are buried in the contact holes, thereby completing integrated circuit device 200 .
- the above fabrication process according to the embodiment of the present invention can fabricate integrated circuit device 200 with an increased productivity because MIM capacitance circuit 201 and CMOS transistor 103 can be formed simultaneously, as with the conventional fabrication process.
- HTO layer 132 is grown by the CVD process after silicon layer 203 is grown on the surface of tungsten silicide layer 131 by sputtering. Therefore, a silicon component is prevented from flowing out of tungsten silicide layer 131 due to the heat by silicon layer 203 . As a result, the silicon concentration in tungsten silicide layer 131 is prevented from being reduced. Inasmuch as silicon layer 203 is grown on the surface of tungsten silicide layer 131 by sputtering, a silicon component does not flow out of tungsten silicide layer 131 which would otherwise be heated.
- insulating capacitance film 121 and upper metal electrode 122 of MIM capacitance circuit 201 are patterned by dry etching, the dry etching process is stopped at silicon layer 203 , as shown in FIG. 9 b . Therefore, tungsten silicide layer 131 is not exposed, and hence components F, O of the etching gases are not introduced into tungsten silicide layer 131 and do not cause damage to tungsten silicide layer 131 .
- an ammonia-based solution is used to remove resist masks 134 , 135 .
- silicon layer 203 has been deposited on the surface of tungsten silicide layer 131 , a silicon component is prevented from flowing out of tungsten silicide layer 131 due to the ammonia-based solution, and hence the silicon concentration in tungsten silicide layer 131 is prevented from being reduced.
- silicon substrate 101 in which p-type and n-type impurities have been introduced by ion implantation is annealed.
- silicon layer 203 has been deposited on the surface of tungsten silicide layers (gate electrode 116 and tungsten silicide film 124 produced by the patterning), a silicon component is prevented from flowing out of these tungsten silicide layers, and hence the silicon concentration in the tungsten silicide layers is prevented from being reduced.
- Silicon layer 203 is removed at the same time that thin oxide film 136 required in the fabrication of MOS transistors 104 , 105 . Therefore, no dedicated step of removing silicon layer 203 needs to be added, and hence integrated circuit device 200 can be manufactured with a good productivity.
- MIM capacitance circuit 201 has its area increased by CMOS transistor 103 to meet functional requirements. It has been confirmed that even if the area S of MIM capacitance circuit 201 manufactured by the fabrication process according to the present embodiment is increased, the percentage of peelings of tungsten silicide film 124 and insulating capacitance film 121 is not increased, as shown in FIG. 12.
- tungsten silicide film 124 is damaged when thin oxide film 136 and the exposed portion of silicon layer 203 are etched by dry etching. Subsequent to the dry etching process, however, since integrated circuit device 200 does not need to be heated to 800° C. or higher, any defects such as voids and peelings occurring in tungsten silicide film 124 can be minimized.
- upper metal electrode 122 serving as the second conductive layer is formed of tungsten silicide.
- the second conductive layer may be formed of metal or metal silicide.
- MIM capacitance circuit 201 formed together with MOS transistors 104 , 105 is illustrated.
- the principles of the present invention are also applicable to various circuit devices in which an insulating layer is formed on the surface of a second conductive layer by a CVD process and then patterned by dry etching, and the second conductive layer exposed by the patterning process is patterned by dry etching, after which the overall assembly is heated.
Abstract
Description
- 1. Field of the Invention
- The present invention relates to an integrated circuit device having an MIM (Metal Insulator Metal) capacitance circuit, and a method of manufacturing such an integrated circuit device.
- 2. Description of the Related Art
- Various capacitance circuits have been used to temporarily holding voltages. One of those various capacitance circuits is an MIM capacitance circuit, which is a minute capacitance circuit fabricated according to the thin film technology. The MIM capacitance circuit is of a structure including a lower metal electrode and an upper metal electrode that are disposed in facing relationship to each other with a capacitance film interposed therebetween.
- One conventional circuit device having an MIM capacitance circuit and a transistor assembly will be described below with reference to FIG. 1 of the accompanying drawings. As shown in FIG. 1,
integrated circuit device 100 is of a hybrid structure including digital and analog circuits that are mounted on single p-type silicon substrate 101. - The analog circuit has
MIM capacitance circuit 102 as part thereof, and the digital circuit hasCMOS transistor assembly 103 as part thereof.CMOS transistor assembly 103 comprises a pair of n-type and p-type MOS transistors - More specifically, element-separating
field insulating film 106 is formed in the entire surface layer ofsilicon substrate 101 and has a pair of openings where there are disposed respective n-type MOS transistor 104 and p-type MOS transistor 105. - At the positions of
MOS transistors silicon substrate 101. On both sides of the surface layers of n well 110 a and p well 110 b, there are formed n-type source anddrain diffusion layers 111 a and p-type source and drain diffusion layers 111 b, respectively.Silicide layers 112 a, 112 b containing titanium are formed in the respective surfaces of source anddrain diffusion layers 111 a, 111 b, and connected torespective aluminum electrodes 113. -
Gate insulating films 114 are formed respectively in n-type MOS transistor 104 and p-type MOS transistor 105.Gate insulating films 114 extend from the surfaces of n well 110 a and p well 110 b to the surfaces of inner edges of source anddrain diffusion layers 111 a, 111 b.Gate layers 115 of polysilicon andgate electrodes 116 of tungsten silicide are deposited in the order named in the central regions of the surfaces ofgate insulating films 114. -
Side walls 117 in the form of insulating films are formed outside ofgate layers 115 andgate electrodes 116.Aluminum electrodes 113 are connected to the respective surfaces ofgate electrodes 116.CMOS transistor 103 of the above structure is covered in its entirety withinterlayer insulating film 118 which has contact holes wherealuminum electrodes 113 are buried. -
MIM capacitance circuit 102 is formed on the surface of fieldinsulating film 106 and haslower metal electrode 120 disposed on the surface of fieldinsulating film 106,insulating capacitance film 121 disposed onlower metal electrode 120, andupper metal electrode 122 disposed as a second conductive layer oninsulating capacitance film 121.Lower metal electrode 120 comprisespolysilicon film 123 andtungsten silicide film 124 as a first conductive layer.Side walls 125 are formed outside oflower metal electrode 120,insulating capacitance film 121, andupper metal electrode 122. - Insulating
capacitance film 121 is formed of HTO (High Temperature Oxide), andupper metal electrode 122 is formed of tungsten silicide. As shown in FIG. 5 of the accompanying drawings,insulating capacitance film 121 andupper metal electrode 122 are patterned in an area smaller than the area oflower metal electrode 120, andside walls 125 are formed outside ofinsulating capacitance film 121 andupper metal electrode 122. -
Aluminum electrode 113 is connected to the surface ofupper metal electrode 122.Aluminum electrode 113 is also connected to a region of the surface oflower metal electrode 120 which extends outwardly ofinsulating capacitance film 121 andupper metal electrode 122. - In FIG. 1,
MOS transistors MIM capacitance circuit 102 are shown as having equal dimensions. Actually, however,MIM capacitance circuit 102 has an area that is sufficiently larger than the areas ofMOS transistors - With
integrated circuit device 100 of the structure described above,CMOS transistor 103 can contribute to the digital processing of the digital circuit, andMIM capacitance circuit 102 can hold a variable voltage as an analog value of the analog circuit. - A process of fabricating
integrated circuit device 100 will be described below with reference to FIGS. 2a through 4 b of the accompanying drawings. First, as shown in FIG. 2a, an impurity of boron or phosphor is introduced into the surface layer of p-type silicon substrate 101 by way of ion implantation to form n well 110 a and p well 110 b therein, and thenfield insulating film 106 is formed on the surface ofsilicon substrate 101 in a predetermined pattern which allows portions of the surfaces of n well 110 a and p well 110 b to be exposed. - Thereafter, as shown in FIG. 2b,
gate insulating film 114 is formed by way of thermal oxidization on the exposed surfaces of n well 110 a and p well 110 b. As shown in FIG. 3a,polysilicon layer 130,tungsten silicide layer 131 as a first conductive layer,HTO layer 132, andtungsten silicide layer 133 are grown in the order named on the entire surface ofsilicon substrate 101. At this time,polysilicon layer 130 andtungsten silicide layers HTO layer 132 is formed according to a CVD process. - Then, as shown in FIG. 3b,
resist mask 134 having a predetermined pattern is deposited on the surface of uppertungsten silicide layer 133, and the assembly withresist mask 134 is etched by way of dry etching to patterntungsten silicide layer 133 andHTO layer 132, thus forming insulatingcapacitance film 121 andupper metal electrode 122 ofMIM capacitance circuit 102. - Thereafter, as shown in FIG. 4a,
resist mask 135 having a predetermined pattern is deposited on the surface of lowertungsten silicide layer 131 which has been exposed by the above patterning process. The assembly with theresist mask 135 is etched by way of dry etching to patterntungsten silicide layer 131 andpolysilicon layer 130, thus forminglower metal electrode 120 ofMIM capacitance circuit 102 andgate electrodes 116 andgate layers 115 ofMOS transistors - The above dry etching process employs etching gases of CHF3/O2, CF4, etc.
Resist masks - Then, as shown in FIG. 4b, after an HTO layer (not shown) is formed on the entire surface of
silicon substrate 101 from which resistmasks side walls 117 ofMOS transistors sidewalls 125 ofMIM capacitance circuit 102. Afterside walls thin oxide film 136 which will serve as an ion implantation mask is deposited on the entire surface of the assembly. - Then, a p-type impurity is introduced by way of ion implantation from above the surface of
thin oxide film 136 into the position of n well 110 a ofMOS transistor 104, and an n-type impurity is introduced by way of ion implantation from above the surface ofthin oxide film 136 into the position of p well 110 b ofMOS transistor 105. These introduced impurities are then activated by annealing to form source anddrain diffusion layers 111 a, 111 b. - Then,
thin oxide film 136 is removed by dry etching, exposing source anddrain diffusion layers 111 a, 111 b. Then, as shown in FIG. 1,silicide layers 112 a, 112 b containing titanium are formed on the surfaces of exposed source anddrain diffusion layers 111 a, 111 b. After interlayer insulatingfilm 118 is deposited on the entire assembly, contact holes are formed therein, and thenaluminum electrodes 113 are buried in the contact holes, thereby completing integratedcircuit device 100. - With
integrated circuit device 100 of the structure described above,MIM capacitance circuit 102 can hold a variable voltage as an analog value of the analog circuit, andCMOS transistor 103 can contribute to the digital processing of the digital circuit. The above fabrication process can fabricateintegrated circuit device 100 with an increased productivity becauseMIM capacitance circuit 102 andCMOS transistor 103 can be formed simultaneously on one substrate. - When the inventor has actually fabricated
integrated circuit device 100, however, it has been found that many voids and peelings have occurred in the boundary betweenpolysilicon film 123 andtungsten silicide film 124 and the boundary betweentungsten silicide film 124 andinsulating capacitance film 121 ofMIM capacitance circuit 102. As described above,MIM capacitance circuit 102 has its area increased byCMOS transistor 103 to meet functional requirements. However, as shown in FIG. 6 of the accompanying drawings, as the area S ofMIM capacitance circuit 102 increases, the above defects, or specifically peelings oftungsten silicide film 124 andinsulating capacitance film 121, occur more frequently. - An analysis made by the inventor of the above defects has revealed that a lot of damage is accumulated in tungsten silicide film124 (tungsten silicide layer 131) in the process of fabricating
integrated circuit device 100 and causes defects in and aroundtungsten silicide film 124. - Specifically, since
HTO layer 132 is formed on the surface oftungsten silicide layer 131 by a CVD process, a silicon component flows out oftungsten silicide layer 131 due to the heat produced by the CVD process, reducing the silicon concentration intungsten silicide layer 131. - As described above, insulating
capacitance film 121 andtungsten silicide film 124 are patterned by dry etching to exposetungsten silicide layer 131, and exposedtungsten silicide layer 131 andpolysilicon layer 130 are patterned by dry etching. It has also been found that in these dry etching processes, components F, O of the etching gases CHF3/O2, CF4 are introduced into exposedtungsten silicide layer 131, thereby damaging exposedtungsten silicide layer 131. - When the above dry etching processes are carried out, resist
masks masks tungsten silicide layer 131, reducing the silicon concentration intungsten silicide layer 131. - According to the above process of fabricating
integrated circuit device 100, in order to form source and drain diffusion layers 111 ofMOS transistor 104, the p-type and n-type impurities introduced intosilicon substrate 101 by way of ion implantation are activated by being annealed at 800° C. It has also been found that when these impurities are annealed, a silicon component also flows out oftungsten silicide layer 131, reducing the silicon concentration intungsten silicide layer 131. - According to the above process of fabricating
integrated circuit device 100, since a lot of damage is accumulated intungsten silicide film 124 ofMIM capacitance circuit 102 and causes defects such as voids and peelings, it has been difficult to manufacture large-areaMIM capacitance circuits 102 with a good yield. - It is therefore an object of the present invention to provide an integrated circuit device having an MIM capacitance circuit in which an insulating layer on a first conductive layer is formed by a CVD process and patterned by dry etching, the integrated circuit device being made highly reliable by preventing the occurrence of defects which would otherwise be caused in the boundary between the insulating layer and a second conductive layer, and a method of manufacturing such an integrated circuit device.
- In a method of manufacturing an integrated circuit device according to the present invention, an MIM capacitance circuit having a first conductive layer, an insulating layer, and a second conductive layer is formed on a surface of a semiconductor substrate. A silicon layer is formed on a surface of the first conductive layer, and the insulating layer is formed on a surface of the silicon layer. Since the silicon layer can be formed by a sputtering process which does not require heating or plasma, the first conductive layer is not damaged when the silicon layer is formed on the surface of the first conductive layer. The silicon layer may be formed of polycrystalline silicon or amorphous silicon.
- The insulating layer is preferably formed of HTO by a CVD process. Inasmuch as the insulating layer is formed on the surface of the silicon layer, the first conductive layer is not damaged when the insulating layer is formed by a CVD process. Thereafter, the insulating layer is patterned preferably by dry etching. Because the insulating layer is patterned on the surface of the silicon layer, the first conductive layer is not damaged by the patterning of the insulating layer.
- Preferably, the silicon layer and the first conductive layer are patterned in an area greater than an area in which the second conductive layer and the insulating layer are patterned. After the silicon layer and the first conductive layer are patterned, at least a portion of a region of the silicon layer where the insulating layer is not deposited is removed to expose the first conductive layer, one of a pair of electrodes is connected to the surface of the exposed conductive layer, and the other of the pair of electrodes is connected to the surface of the second conductive layer. Since the silicon layer has been removed from the surface of the first conductive layer to which one of the electrodes is connected, the resistance of the junction between the electrode and the MIM capacitance circuit is not increased.
- The method may include the step of forming a transistor element on the semiconductor substrate, the step of forming a transistor element comprising the steps of forming an electrode layer on the surface of the semiconductor substrate and forming a diffusion layer on the surface of the semiconductor substrate. The step of forming an electrode layer includes the steps of forming an electrode layer of the first conductive layer and removing the silicon layer from a surface of the electrode layer when the silicon layer is removed. In this manner, the transistor element can be formed on the same semiconductor substrate as the MIM capacitance circuit in the process of fabricating the MIM capacitance circuit. At this time, the electrode layer of the transistor element is formed of the first conductive layer, and the silicon layer is formed on the surface of the electrode layer. The silicon layer on the electrode layer is removed at the same time that the silicon layer is removed in the fabrication of the MIM capacitance circuit As a result, the resistance of the junction between the electrode layer of the transistor element and the electrode connected thereto is not increased.
- If the transistor element is formed on the semiconductor substrate, then the step of forming a diffusion layer comprises the steps of, after the silicon layer is patterned, forming a thin oxide film on the entire surface of the semiconductor substrate, introducing an impurity into the semiconductor substrate from a surface of the thin oxide film by way of ion implantation, and activating the impurity. After the step of forming a diffusion layer, the thin oxide film is removed by dry etching, and a portion of the silicon layer which has been exposed by removing the thin oxide film is removed. Though the thin oxide film is required to form the diffusion layer of the transistor element, the thin oxide film finally needs to be removed. The thin oxide film is removed by dry etching. By simultaneously removing the thin oxide film and an unwanted portion of the silicon layer, no dedicated step of removing the silicon layer is necessary.
- The integrated circuit device according to the present invention is manufactured by the above method. The integrated circuit device thus manufactured has an MIM capacitance circuit formed on a semiconductor substrate, the MIM capacitance circuit comprising a first conductive layer of metal silicide, a silicon layer formed on a surface of the first conductive layer, an insulating layer formed on a surface of the silicon layer, and a second conductive layer of metal or metal silicide formed on a surface of the insulating layer. Since any damage caused to the first conductive layer is small, the integrated circuit device suffers few defects such as peelings in the boundary between the first conductive layer and the insulating layer, and hence is highly reliable.
- The above and other objects, features, and advantages of the present invention will become apparent from the following description with reference to the accompanying drawings which illustrate an example of the present invention.
- FIG. 1 is a vertical cross-sectional view of a portion of a conventional integrated circuit device;
- FIGS. 2a, 2 b, 3 a, 3 b, 4 a, and 4 b are vertical cross-sectional views showing successive steps of a process of fabricating the integrated circuit device shown in FIG. 1;
- FIG. 5 is a plan view showing a patterned shape of an MIM capacitance circuit illustrated in FIG. 1;
- FIG. 6 is a graph showing the relationship between the area of the MIM capacitance circuit illustrated in FIG. 1 and the percentage of peelings thereof;
- FIG. 7 is a vertical cross-sectional view of a portion of an integrated circuit device according to an embodiment of the present invention;
- FIGS. 8a, 8 b, 9 a, 9 b, 10 a, 10 b, and 11 are vertical cross-sectional views showing successive steps of a process of fabricating the integrated circuit device shown in FIG. 7; and
- FIG. 12 is a graph showing the relationship between the area of an MIM capacitance circuit illustrated in FIG. 7 and the percentage of peelings thereof;
- An embodiment according to the present invention will be described below with reference to FIGS. 7 through 12. Those parts shown in FIGS. 7 through 12 which are identical to those shown in FIGS. 1 through 6 are denoted by identical reference characters.
- As shown in FIG. 7, integrated
circuit device 200 according to the embodiment of the present invention hasCMOS transistor 103 andMIM capacitance circuit 201 which are formed on p-type silicon substrate 101. -
Integrated circuit device 200 differs from the conventional integrated circuit device with respect to the structure ofMIM capacitance circuit 201. Specifically,MIM capacitance circuit 201 hassilicon film 202 of polycrystalline or amorphous silicon formed on the surface oflower metal electrode 120 in the same pattern as insulatingcapacitance film 121 andupper metal electrode 122. Insulatingcapacitance film 121 is formed on the surface ofsilicon film 202. - Other structural and functional details of
integrated circuit device 200 are the same as those of the conventional integrated circuit device, and will not be described below. - A process of fabricating
integrated circuit device 200 will be described below with reference to FIGS. 7 through 11. First, as shown in FIG. 8a, n well 110 a and p well 110 b are formed in the surface layer ofsilicon substrate 101, and then field insulatingfilm 106 is formed on the surface ofsilicon substrate 101 in the same manner as with the conventional process. - Thereafter, as shown in FIG. 8b,
gate insulating film 114 is formed by way of thermal oxidization on the exposed surfaces of n well 110 a and p well 110 b. Then,polysilicon layer 130,tungsten silicide layer 131, andsilicon layer 203 are formed in the order named on the entire surface ofsilicon substrate 101. In the present embodiment,tungsten silicide layer 131 has a silicon-to-tungsten silicide composition ratio of 2.7, and a thickness in the range from 150 to 200 nm, andsilicon layer 203 has a thickness in the range from 20 to 50 nm.Polysilicon layer 130 andtungsten silicide layer 131 can be formed in the same manner as with the conventional process, andsilicon layer 203 can be formed according to a sputtering process. - Then, as shown in FIG. 9a,
HTO layer 132 is formed on the surface ofsilicon layer 203, andtungsten silicide layer 133 is formed on the surface ofHTO layer 132.HTO layer 132 is formed in an atmosphere at a temperature ranging from 800 to 850° C. according to a CVD process, and has a thickness in the range from 30 to 50 nm. The composition ratio, thickness, and fabrication process oftungsten silicide layer 133 are the same as those oftungsten silicide layer 131 onpolysilicon layer 130. - Then, as shown in FIG. 9b, resist
mask 134 having a predetermined pattern is deposited on the surface of uppertungsten silicide layer 133, and the assembly with resistmask 134 is etched by way of dry etching to patterntungsten silicide layer 133 andHTO layer 132 to the surface ofsilicon layer 203, thus forming insulatingcapacitance film 121 andupper metal electrode 122 ofMIM capacitance circuit 201 on the surface ofsilicon layer 203. - Thereafter, as shown in FIG. 10a, resist
mask 135 having a predetermined pattern is deposited on the surface ofsilicon layer 203 which has been exposed by the above patterning process. The assembly with the resistmask 135 is etched by way of dry etching topattern silicon layer 203,tungsten silicide layer 131, andpolysilicon layer 130, thus forminglower metal electrode 120 ofMIM capacitance circuit 201 andgate electrodes 116 andgate layers 115 ofMOS transistors silicon layer 203,tungsten silicide layer 131, andpolysilicon layer 130 are patterned such that the area of the region which will serve aslower metal electrode 120 is greater than the area of insulatingcapacitance film 121 andupper metal electrode 122 ofMIM capacitance circuit 201. - The above dry etching process employs etching gases of CHF3/O2, CF4, etc. Resist
masks silicon layer 203 are removed by an ammonia-based solution after the dry etching process. - Then, as shown in FIG. 10b, after resist
masks side walls thin oxide film 136 are formed in the same manner as with the conventional process. Impurities are introduced from abovethin oxide film 136 by way of ion implantation, and then annealed to form source and drain diffusion layers 111 a, 111 b. In the present embodiment, the impurities are annealed at a temperature of 800° C. or higher. - Then,
thin oxide film 136 is removed in its entirety by dry etching with etching gases of CHF3/O2, CF4. The mixture ratio of these etching gases is changed to increase the isotropy of the etching process. The dry etching process removes not onlythin oxide film 136, but also the exposed portion ofsilicon layer 203. In this manner,silicon film 202 is formed only below insulatingcapacitance film 121 ofMIM capacitance circuit 201. - As shown in FIG. 11, silicide layers112 a, 112 b containing titanium are formed on the surfaces of source and drain diffusion layers 111 a, 111 b which have been exposed by the removal of
thin oxide film 136. Then, as shown in FIG. 7, after interlayer insulatingfilm 118 is deposited on the entire assembly, contact holes are formed therein, and thenaluminum electrodes 113 are buried in the contact holes, thereby completingintegrated circuit device 200. - When
aluminum electrodes 113 are buried in the contact holes ininterlayer insulating film 118, sincesilicon layer 203 has been removed from the surfaces oflower metal electrode 120 ofMIM capacitance circuit 201 andgate electrodes 116 ofMOS transistors aluminum electrodes 113 are directly connected to the surfaces oflower metal electrode 120 andgate electrodes 116. - The above fabrication process according to the embodiment of the present invention can fabricate
integrated circuit device 200 with an increased productivity becauseMIM capacitance circuit 201 andCMOS transistor 103 can be formed simultaneously, as with the conventional fabrication process. - In the fabrication process according to the present embodiment,
HTO layer 132 is grown by the CVD process aftersilicon layer 203 is grown on the surface oftungsten silicide layer 131 by sputtering. Therefore, a silicon component is prevented from flowing out oftungsten silicide layer 131 due to the heat bysilicon layer 203. As a result, the silicon concentration intungsten silicide layer 131 is prevented from being reduced. Inasmuch assilicon layer 203 is grown on the surface oftungsten silicide layer 131 by sputtering, a silicon component does not flow out oftungsten silicide layer 131 which would otherwise be heated. - When insulating
capacitance film 121 andupper metal electrode 122 ofMIM capacitance circuit 201 are patterned by dry etching, the dry etching process is stopped atsilicon layer 203, as shown in FIG. 9b. Therefore,tungsten silicide layer 131 is not exposed, and hence components F, O of the etching gases are not introduced intotungsten silicide layer 131 and do not cause damage totungsten silicide layer 131. - After the above dry etching process, an ammonia-based solution is used to remove resist
masks silicon layer 203 has been deposited on the surface oftungsten silicide layer 131, a silicon component is prevented from flowing out oftungsten silicide layer 131 due to the ammonia-based solution, and hence the silicon concentration intungsten silicide layer 131 is prevented from being reduced. - In order to form source and drain diffusion layers111 a, 111 b of
MOS transistor 104,silicon substrate 101 in which p-type and n-type impurities have been introduced by ion implantation is annealed. As shown in FIG. 10b, when heated by the annealing process, sincesilicon layer 203 has been deposited on the surface of tungsten silicide layers (gate electrode 116 andtungsten silicide film 124 produced by the patterning), a silicon component is prevented from flowing out of these tungsten silicide layers, and hence the silicon concentration in the tungsten silicide layers is prevented from being reduced. - In the above process of fabricating
integrated circuit device 200, no damage is accumulated intungsten silicide film 124 ofMIM capacitance circuit 201 and hence defects such as peelings, voids, etc. are not caused. Consequently, it is easy to manufacture large-areaMIM capacitance circuits 201 with a good yield. - Because
silicon layer 203 has been removed from the surfaces oflower metal electrode 120 ofMIM capacitance circuit 201 andgate electrodes 116 ofMOS transistors aluminum electrodes 113 are connected, the interconnection resistance ofMIM capacitance circuit 201 andMOS transistors silicon layer 203. -
Silicon layer 203 is removed at the same time thatthin oxide film 136 required in the fabrication ofMOS transistors silicon layer 203 needs to be added, and hence integratedcircuit device 200 can be manufactured with a good productivity. - As described above,
MIM capacitance circuit 201 has its area increased byCMOS transistor 103 to meet functional requirements. It has been confirmed that even if the area S ofMIM capacitance circuit 201 manufactured by the fabrication process according to the present embodiment is increased, the percentage of peelings oftungsten silicide film 124 and insulatingcapacitance film 121 is not increased, as shown in FIG. 12. - Even with the fabrication process according to the present embodiment,
tungsten silicide film 124 is damaged whenthin oxide film 136 and the exposed portion ofsilicon layer 203 are etched by dry etching. Subsequent to the dry etching process, however, sinceintegrated circuit device 200 does not need to be heated to 800° C. or higher, any defects such as voids and peelings occurring intungsten silicide film 124 can be minimized. - In the above embodiment,
upper metal electrode 122 serving as the second conductive layer is formed of tungsten silicide. However, the second conductive layer may be formed of metal or metal silicide. In the above embodiment,MIM capacitance circuit 201 formed together withMOS transistors - Although a certain preferred embodiment of the present invention has been shown and described in detail, it should be understood that various changes and modifications may be made without departing from the spirit or scope of the appended claims.
Claims (18)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/119,185 US6638816B2 (en) | 2000-03-29 | 2002-04-09 | Integrated circuit device with MIM capacitance circuit and method of manufacturing the same |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2000091744A JP3450262B2 (en) | 2000-03-29 | 2000-03-29 | Circuit manufacturing method and circuit device |
JP2000-091744 | 2000-03-29 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/119,185 Division US6638816B2 (en) | 2000-03-29 | 2002-04-09 | Integrated circuit device with MIM capacitance circuit and method of manufacturing the same |
Publications (2)
Publication Number | Publication Date |
---|---|
US20010026972A1 true US20010026972A1 (en) | 2001-10-04 |
US6410953B2 US6410953B2 (en) | 2002-06-25 |
Family
ID=18607172
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/805,479 Expired - Fee Related US6410953B2 (en) | 2000-03-29 | 2001-03-13 | Integrated circuit device with MIM capacitance circuit |
US10/119,185 Expired - Fee Related US6638816B2 (en) | 2000-03-29 | 2002-04-09 | Integrated circuit device with MIM capacitance circuit and method of manufacturing the same |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/119,185 Expired - Fee Related US6638816B2 (en) | 2000-03-29 | 2002-04-09 | Integrated circuit device with MIM capacitance circuit and method of manufacturing the same |
Country Status (4)
Country | Link |
---|---|
US (2) | US6410953B2 (en) |
JP (1) | JP3450262B2 (en) |
KR (1) | KR100408639B1 (en) |
TW (1) | TW521436B (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102005004433B4 (en) * | 2005-01-31 | 2006-12-07 | Austriamicrosystems Ag | Semiconductor device with integrated capacitor and manufacturing method |
CN102437176A (en) * | 2011-08-17 | 2012-05-02 | 上海华力微电子有限公司 | Process for increasing capacitance density of integrated circuit |
CN104952697A (en) * | 2014-03-25 | 2015-09-30 | 中芯国际集成电路制造(上海)有限公司 | Preparation method for MIM structure |
US11205578B2 (en) * | 2017-10-18 | 2021-12-21 | Texas Instruments Incorporated | Dopant anneal with stabilization step for IC with matched devices |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100451764B1 (en) * | 2001-12-12 | 2004-10-08 | 주식회사 하이닉스반도체 | Semiconductor device for using the power divider |
US6452779B1 (en) * | 2002-03-25 | 2002-09-17 | International Business Machines Corporation | One-mask metal-insulator-metal capacitor and method for forming same |
US7479439B2 (en) * | 2007-04-20 | 2009-01-20 | International Business Machines Corporation | Semiconductor-insulator-silicide capacitor |
US7851353B2 (en) * | 2008-06-20 | 2010-12-14 | International Business Machines Corporation | Method of forming a metal silicide layer, devices incorporating metal silicide layers and design structures for the devices |
US8129844B2 (en) * | 2008-06-20 | 2012-03-06 | International Business Machines Corporation | Method of forming a metal silicide layer, devices incorporating metal silicide layers and design structures for the devices |
US8008162B2 (en) * | 2008-11-19 | 2011-08-30 | Micron Technology, Inc. | Select devices including an open volume, memory devices and systems including same, and methods for forming same |
Family Cites Families (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5210672A (en) | 1975-07-15 | 1977-01-27 | Matsushita Electric Ind Co Ltd | Semi-conductor device |
JP2707646B2 (en) | 1988-10-28 | 1998-02-04 | 日本電気株式会社 | Method for manufacturing semiconductor device |
JPH04102332A (en) | 1990-08-22 | 1992-04-03 | Seiko Instr Inc | Semiconductor device |
JP3136692B2 (en) | 1991-09-30 | 2001-02-19 | ソニー株式会社 | Method for manufacturing insulated gate semiconductor device |
JPH05109726A (en) | 1991-10-18 | 1993-04-30 | Sony Corp | Semiconductor device |
JP2738256B2 (en) | 1992-01-31 | 1998-04-08 | 日本電気株式会社 | Semiconductor device and manufacturing method thereof |
JP3416205B2 (en) * | 1993-07-06 | 2003-06-16 | 旭化成マイクロシステム株式会社 | Semiconductor device and manufacturing method thereof |
JP3025733B2 (en) * | 1993-07-22 | 2000-03-27 | 三洋電機株式会社 | Semiconductor integrated circuit device |
JP3045928B2 (en) * | 1994-06-28 | 2000-05-29 | 松下電子工業株式会社 | Semiconductor device and manufacturing method thereof |
JP3369827B2 (en) * | 1995-01-30 | 2003-01-20 | 株式会社東芝 | Semiconductor device and manufacturing method thereof |
US5618749A (en) * | 1995-03-31 | 1997-04-08 | Yamaha Corporation | Method of forming a semiconductor device having a capacitor and a resistor |
JP3076507B2 (en) * | 1995-06-13 | 2000-08-14 | 松下電子工業株式会社 | Semiconductor device, semiconductor integrated circuit device, and method of manufacturing the same |
JP2638573B2 (en) * | 1995-06-26 | 1997-08-06 | 日本電気株式会社 | Method for manufacturing semiconductor device |
TW347558B (en) * | 1996-07-10 | 1998-12-11 | Fujitsu Ltd | Semiconductor device with self-aligned contact and its manufacture |
JPH1074706A (en) | 1996-08-29 | 1998-03-17 | Sony Corp | Semiconductor device and its manufacture |
KR100267087B1 (en) | 1997-01-07 | 2000-10-02 | Samsung Electronics Co Ltd | Manufacturing method of capacitor device |
JP3573935B2 (en) | 1997-11-25 | 2004-10-06 | 株式会社リコー | Microwave circuit |
KR100258203B1 (en) * | 1997-12-29 | 2000-06-01 | 김영환 | Method for manufacturing analog semiconductor device |
US6274435B1 (en) * | 1999-01-04 | 2001-08-14 | Taiwan Semiconductor Manufacturing Company | High performance MIM (MIP) IC capacitor process |
TW445620B (en) * | 1999-03-05 | 2001-07-11 | United Microelectronics Corp | Method for manufacturing the source line of nonvolatile memory |
US5994197A (en) * | 1999-05-27 | 1999-11-30 | United Silicon Incorporated | Method for manufacturing dynamic random access memory capable of increasing the storage capacity of the capacitor |
-
2000
- 2000-03-29 JP JP2000091744A patent/JP3450262B2/en not_active Expired - Fee Related
-
2001
- 2001-03-13 US US09/805,479 patent/US6410953B2/en not_active Expired - Fee Related
- 2001-03-22 TW TW090106839A patent/TW521436B/en not_active IP Right Cessation
- 2001-03-24 KR KR10-2001-0015469A patent/KR100408639B1/en not_active IP Right Cessation
-
2002
- 2002-04-09 US US10/119,185 patent/US6638816B2/en not_active Expired - Fee Related
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102005004433B4 (en) * | 2005-01-31 | 2006-12-07 | Austriamicrosystems Ag | Semiconductor device with integrated capacitor and manufacturing method |
CN102437176A (en) * | 2011-08-17 | 2012-05-02 | 上海华力微电子有限公司 | Process for increasing capacitance density of integrated circuit |
CN104952697A (en) * | 2014-03-25 | 2015-09-30 | 中芯国际集成电路制造(上海)有限公司 | Preparation method for MIM structure |
US11205578B2 (en) * | 2017-10-18 | 2021-12-21 | Texas Instruments Incorporated | Dopant anneal with stabilization step for IC with matched devices |
Also Published As
Publication number | Publication date |
---|---|
JP3450262B2 (en) | 2003-09-22 |
US6638816B2 (en) | 2003-10-28 |
KR100408639B1 (en) | 2003-12-06 |
KR20010093689A (en) | 2001-10-29 |
US6410953B2 (en) | 2002-06-25 |
JP2001284534A (en) | 2001-10-12 |
TW521436B (en) | 2003-02-21 |
US20020115286A1 (en) | 2002-08-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6261916B1 (en) | Process for fabricating integrated multi-crystal silicon resistors in MOS technology, and integrated MOS device comprising multi-crystal silicon resistors | |
JPH1070281A (en) | Semiconductor device and fabrication thereof | |
US6410953B2 (en) | Integrated circuit device with MIM capacitance circuit | |
JPH0618213B2 (en) | Method for manufacturing semiconductor device | |
JP4174579B2 (en) | Process for doping two levels of a double poly bipolar transistor after formation of a second poly layer | |
JP2004509465A (en) | Isotropic resistive protective etching to aid residue removal | |
JPH0210730A (en) | Forming method and construction of field isolation for field effect transistor on integrated circuit chip | |
JPS60193333A (en) | Manufacture of semiconductor device | |
KR100389979B1 (en) | Thin film transistor, and method of forming interconnection between transistor body and conductor | |
JP3292154B2 (en) | Method for manufacturing semiconductor device | |
KR100273314B1 (en) | Semiconductor device manufacturing method | |
KR100200924B1 (en) | Method for making semiconductor device for connecting active region electrically | |
JPS60160666A (en) | Manufacture of semiconductor device | |
JP2701828B2 (en) | Semiconductor device and manufacturing method thereof | |
JPH0653493A (en) | Semiconductor device | |
JPH02170416A (en) | Manufacture of semiconductor integrated circuit | |
JP3310567B2 (en) | Method for manufacturing semiconductor device | |
US20030077869A1 (en) | Semiconductor device and a method of masking | |
JPH0319709B2 (en) | ||
JPS60110163A (en) | Manufacture of mos transistor | |
JPS5933984B2 (en) | Method for manufacturing insulated gate field effect semiconductor device | |
JPS60262454A (en) | Manufacture of semiconductor device | |
JPH11135780A (en) | Mis type semiconductor device and its manufacture | |
JPH0426791B2 (en) | ||
JPS61154145A (en) | Manufacture of semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: NEC CORPOATION, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:WAKABAYASHI, MASARU;REEL/FRAME:011617/0142 Effective date: 20010305 |
|
AS | Assignment |
Owner name: NEC ELECTRONICS CORPORATION, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:NEC CORPORATION;REEL/FRAME:013774/0295 Effective date: 20021101 |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20100625 |