US10133907B2 - Fingerprint recognition chip packaging structure and packaging method - Google Patents

Fingerprint recognition chip packaging structure and packaging method Download PDF

Info

Publication number
US10133907B2
US10133907B2 US15/322,086 US201515322086A US10133907B2 US 10133907 B2 US10133907 B2 US 10133907B2 US 201515322086 A US201515322086 A US 201515322086A US 10133907 B2 US10133907 B2 US 10133907B2
Authority
US
United States
Prior art keywords
cover layer
substrate
sensing
chip
sensing chip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US15/322,086
Other languages
English (en)
Other versions
US20170140195A1 (en
Inventor
Zhiqi Wang
Qiong Yu
Wei Wang
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
China Wafer Level CSP Co Ltd
Original Assignee
China Wafer Level CSP Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by China Wafer Level CSP Co Ltd filed Critical China Wafer Level CSP Co Ltd
Assigned to CHINA WAFER LEVEL CSP CO., LTD. reassignment CHINA WAFER LEVEL CSP CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: WANG, ZHIQI, WANG, WEI, YU, Qiong
Publication of US20170140195A1 publication Critical patent/US20170140195A1/en
Application granted granted Critical
Publication of US10133907B2 publication Critical patent/US10133907B2/en
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06V—IMAGE OR VIDEO RECOGNITION OR UNDERSTANDING
    • G06V40/00—Recognition of biometric, human-related or animal-related patterns in image or video data
    • G06V40/10—Human or animal bodies, e.g. vehicle occupants or pedestrians; Body parts, e.g. hands
    • G06V40/12—Fingerprints or palmprints
    • G06V40/13—Sensors therefor
    • G06V40/1306—Sensors therefor non-optical, e.g. ultrasonic or capacitive sensing
    • G06K9/0002—
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F18/00—Pattern recognition
    • G06K9/00053—
    • G06K9/00087—
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06V—IMAGE OR VIDEO RECOGNITION OR UNDERSTANDING
    • G06V40/00—Recognition of biometric, human-related or animal-related patterns in image or video data
    • G06V40/10—Human or animal bodies, e.g. vehicle occupants or pedestrians; Body parts, e.g. hands
    • G06V40/12—Fingerprints or palmprints
    • G06V40/13—Sensors therefor
    • G06V40/1329—Protecting the fingerprint sensor against damage caused by the finger
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06V—IMAGE OR VIDEO RECOGNITION OR UNDERSTANDING
    • G06V40/00—Recognition of biometric, human-related or animal-related patterns in image or video data
    • G06V40/10—Human or animal bodies, e.g. vehicle occupants or pedestrians; Body parts, e.g. hands
    • G06V40/12—Fingerprints or palmprints
    • G06V40/1365—Matching; Classification
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/02—Containers; Seals
    • H01L23/04—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/29—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the material, e.g. carbon
    • H01L23/293—Organic, e.g. plastic
    • H01L23/295—Organic, e.g. plastic containing a filler
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3135—Double encapsulation or coating and encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
    • H01L23/60—Protection against electrostatic charges or discharges, e.g. Faraday shields
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L24/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L24/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05556—Shape in side view
    • H01L2224/05558—Shape in side view conformal layer on a patterned surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/1302—Disposition
    • H01L2224/13025—Disposition the bump connector being disposed on a via connection of the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H01L2224/241—Disposition
    • H01L2224/24151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/24221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/24225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/45124—Aluminium (Al) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45139—Silver (Ag) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144—Gold (Au) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45147—Copper (Cu) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45163—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/45184—Tungsten (W) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48105—Connecting bonding areas at different heights
    • H01L2224/48106—Connecting bonding areas at different heights the connector being orthogonal to a side surface of the semiconductor or solid-state body, e.g. parallel layout
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73267—Layer and HDI connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
    • H01L2224/821—Forming a build-up interconnect
    • H01L2224/82106—Forming a build-up interconnect by subtractive methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/85399—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92—Specific sequence of method steps
    • H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
    • H01L2224/9222—Sequential connecting processes
    • H01L2224/92242—Sequential connecting processes the first connecting process involving a layer connector
    • H01L2224/92247—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L24/80 - H01L24/90
    • H01L24/92—Specific sequence of method steps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/1015—Shape
    • H01L2924/10155—Shape being other than a cuboid
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation

Definitions

  • the present disclosure relates to the technical field of semiconductor manufacture, and in particular to a package structure and a packaging method for a fingerprint recognition chip.
  • fingerprint recognition technology has high security and high reliability, and is simple and convenient to use.
  • fingerprint recognition technology is widely applied to various fields of personal information security protection.
  • information security problem of various electronic products is always one of the focus points in technology development.
  • mobile terminals such as mobile phone, laptop computer, tablet computer and digital camera, a requirement for information security is more urgent.
  • a conventional fingerprint recognition device may implement sensing in a capacitive (electrical field) manner or in an inductive manner.
  • the fingerprint recognition device obtains fingerprint information of a user by extracting a fingerprint of the user and converting the fingerprint of the user into an electrical signal for outputting.
  • FIG. 1 is a schematic sectional view of a conventional fingerprint recognition device.
  • the fingerprint recognition device includes a substrate 100 , a fingerprint recognition chip 101 coupled to a surface of the substrate 100 , and a glass substrate 102 covering a surface of the fingerprint recognition chip 101 .
  • a capacitive fingerprint recognition chip is taken as an example.
  • the fingerprint recognition chip 101 includes one or more capacitor plates.
  • An epidermis or a subcutaneous layer of a finger of the user includes raised ridges and depressed valleys, and distances between the ridges and the fingerprint recognition chip 101 are different from those between the valleys and the fingerprint recognition chip 101 when the finger 103 of the user touches a surface of the glass substrate 102 . Therefore, capacitance values between the ridges of the finger 103 of the user and the capacitor plates are different from those between the valleys of the finger 103 of the user and the capacitor plates.
  • the fingerprint recognition chip 101 can obtain the different capacitance values, convert the capacitance values into corresponding electrical signals and output the electrical signals.
  • the fingerprint recognition device can obtain fingerprint information of the user after collecting the received electrical signals.
  • a conventional fingerprint recognition device has a high requirement on sensitivity of a fingerprint recognition chip, which limits manufacture and application of the fingerprint recognition device.
  • a package structure and a packaging method for a fingerprint recognition chip are provided according to the present disclosure, and the package structure has a reduced requirement on sensitivity of a sensing chip and thus is more broadly applicable.
  • the package structure includes a substrate including a substrate surface.
  • the package structure further includes a sensing chip coupled to the substrate surface.
  • the sensing chip includes a first surface and a second surface opposite to the first surface.
  • the first surface of the sensing chip includes a sensing region.
  • the second surface of the sensing chip is located on the substrate surface.
  • the package structure further includes a cover layer at least located on a surface of the sensing region of the sensing chip.
  • the cover layer is made of a polymer.
  • the package structure further includes a plastic packaging layer located on the substrate surface and the first surface of the sensing chip. The cover layer is exposed from the plastic packaging layer.
  • the cover layer may have a thickness ranging from 20 microns to 100 microns.
  • the cover layer may have a Mohs hardness greater than or equal to 8 H.
  • the cover layer may have a dielectric constant greater than or equal to 7.
  • the polymer may be made of a photosensitive material.
  • photosensitive particles may be provided in the cover layer.
  • the photosensitive particles may have a size less than 6 microns.
  • the first surface of the sensing chip may further include a peripheral region surrounding the sensing region.
  • the sensing chip may further include an edge groove located in the peripheral region.
  • the edge groove may be exposed from a side wall of the sensing chip.
  • the sensing chip may further include a chip circuit located on the peripheral region of the sensing chip.
  • the chip circuit may be located on a surface of the peripheral region of the sensing chip and on a surface of a side wall and a surface of a bottom of the edge groove.
  • a part of the chip circuit located at the bottom of the edge groove may include a first connection terminal.
  • the edge groove may be a continuous groove surrounding the sensing region.
  • the edge groove may include several discrete grooves surrounding the sensing region.
  • a second connection terminal may be provided on the substrate surface.
  • the package structure may further include a conductive wire. Two ends of the conductive wire may be connected to the first connection terminal and the second connection terminal respectively.
  • the package structure may further include a conductive layer located on a surface of the side wall of the sensing chip, on the substrate surface and in the edge groove. Two ends of the conductive layer may be connected to the first connection terminal and the second connection terminal respectively.
  • the package structure may further include a first bonding layer located between the sensing chip and the substrate.
  • the sensing chip may further include a conductive plug extending through the sensing chip.
  • the conductive plug may be exposed from the second surface of the sensing chip, and one end of the conductive plug may be connected to the first connection terminal.
  • the sensing chip may further include a solder layer located on a top of the conductive plug exposed from the second surface of the sensing chip. The solder layer may be welded to a surface of the second connection terminal.
  • the package structure may further include a protective ring located on the substrate surface.
  • the protective ring may surround the sensing chip, the cover layer and the plastic packaging layer.
  • the protective ring may be made of a metal, and the protective ring may be grounded via the substrate.
  • the package structure may further include a housing surrounding the plastic packaging layer, the sensing chip and the protective ring.
  • the cover layer may be exposed from the housing, and a colour of the cover layer may be identical with that of the housing.
  • the package structure may further include a housing surrounding the plastic packaging layer and the sensing chip.
  • the cover layer may be exposed from the housing, and the colour of the cover layer may be identical with that of the housing.
  • the substrate may be a rigid substrate or a flexible substrate, and an end of the substrate may include a connection portion configured to electrically connect the sensing chip to an external circuit.
  • the method includes providing a substrate.
  • the substrate includes a substrate surface.
  • the method further includes coupling a sensing chip to the substrate surface.
  • the sensing chip includes a first surface and a second surface opposite to the first surface.
  • the first surface of the sensing chip includes a sensing region.
  • the second surface of the sensing chip is located on the substrate surface.
  • the method further includes forming a cover layer at least on a surface of the sensing region of the sensing chip.
  • the cover layer is made of a polymer.
  • the method further includes forming a plastic packaging layer on the substrate surface and the first surface of the sensing chip. The cover layer is exposed from the plastic packaging layer.
  • a process for forming the cover layer may include forming a cover film on the substrate surface and the first surface of the sensing chip through a coating process, and exposing and developing the cover film, to remove the cover film on the substrate surface and on other parts of the first surface of the sensing chip than the sensing region, so as to form the cover layer on the surface of the sensing region.
  • the coating process may include a spin coating process or a spray coating process.
  • the second surface of the sensing chip is coupled to the substrate surface
  • the first surface of the sensing chip includes the sensing region
  • the sensing region is configured to extract the fingerprint of the user.
  • the cover layer is provided on the surface of the sensing region of the sensing chip, the cover layer is configured to protect the sensing region of the sensing chip, the sensing region can extract the fingerprint of the user when a finger of the user is put on the surface of the cover layer, and the sensing chip can convert the fingerprint of the user into an electrical signal and output the electrical signal.
  • the cover layer is made of the polymer.
  • the polymer has good ductility, good flexibility, and high performance in covering, and thus the cover layer has a small thickness, and a high hardness enough to protect the sensing chip.
  • a distance between the surface of the cover layer and the sensing chip is reduced, which makes it easy for the sensing chip to detect the fingerprint of the user.
  • the package structure has a reduced requirement on sensitivity of the sensing chip, and the package structure for the fingerprint recognition chip is thus more broadly applicable.
  • the cover layer since the cover layer is made of the polymer, the cover layer has a reduced cost, which reduces the cost for manufacturing the package structure.
  • the cover layer has a thickness ranging from 20 microns to 100 microns, the cover layer has a Mohs hardness greater than or equal to 8 H, and the cover layer has a dielectric constant greater than or equal to 7.
  • the cover layer has a small thickness, and a high hardness enough to protect the sensing region of the sensing chip. It is easier for the sensing chip to detect the fingerprint of the user on the surface of the cover layer, and the requirement on the sensitivity of the sensing chip is lowered. Since the dielectric constant of the cover layer is large, the cover layer has a great electrical isolation capacity, and thus the cover layer has a great capacity to protect the sensing region of the sensing chip.
  • the protective ring is also provided on the substrate surface, and the protective ring surrounds the sensing chip, the cover layer and the plastic packaging layer.
  • the protective ring is configured to provide electrostatic protection for the sensing chip, to avoid a decrease in accuracy of fingerprint data of the user detected by the sensing region or to eliminate signal noise outputted by the sensing chip, thereby ensuring that the data detected by the sensing chip and a signal outputted by the sensing chip is more accurate.
  • the first surface of the sensing chip includes the sensing region configured to extract a fingerprint of a user
  • the cover layer is formed on the surface of the sensing region of the sensing chip
  • the cover layer is configured to protect the sensing region of the sensing chip.
  • a finger of the user can be put on the surface of the cover layer to perform fingerprint detection.
  • the cover layer is made of the polymer.
  • the polymer has good ductility, good flexibility, and high performance in covering, and thus the formed cover layer has a small thickness, and a high hardness enough to protect the sensing chip.
  • a distance between the surface of the cover layer and the sensing chip is reduced, which makes it easy for the sensing region to obtain fingerprint data of the user.
  • the formed package structure has a reduced requirement on sensitivity of the sensing chip, and the package method thus is more broadly applicable.
  • the cover layer since the cover layer is made of the polymer, the cover layer has a reduced cost, which reduces the cost for manufacturing the package structure.
  • the process for forming the cover layer includes forming a cover film on the substrate surface and the surface of the sensing chip through a coating process, and exposing and developing the cover film directly, to remove the cover film on the substrate surface and on other parts of the first surface of the sensing chip than the sensing region, so as to form the cover layer on the surface of the sensing region.
  • the process for forming the cover layer is simple, and causes small damage to the substrate and the sensing chip, which facilitates improving reliability and stability of the formed package structure.
  • FIG. 1 is a schematic sectional view of a conventional fingerprint recognition device
  • FIG. 2 is a schematic diagram of a package structure for a fingerprint recognition chip according to a preferred embodiment of the present disclosure
  • FIG. 3 is a schematic diagram of a package structure for a fingerprint recognition chip according to another preferred embodiment of the present disclosure.
  • FIG. 4 is a schematic diagram of a package structure for a fingerprint recognition chip according to another preferred embodiment of the present disclosure.
  • FIG. 5 is a schematic diagram of a package structure for a fingerprint recognition chip according to another preferred embodiment of the present disclosure.
  • FIG. 6 is a schematic diagram of a package structure for a fingerprint recognition chip according to another preferred embodiment of the present disclosure.
  • FIG. 7 to FIG. 12 are schematic sectional views illustrating a packaging method for a fingerprint recognition chip according to embodiments of the present disclosure
  • a conventional fingerprint recognition device has a high requirement on sensitivity of a fingerprint recognition chip, and is limited in its manufacture and application.
  • FIG. 1 A surface of a fingerprint recognition chip 101 is covered with a glass substrate 102 .
  • the glass substrate 102 is configured to protect the fingerprint recognition chip 101 . Since a finger 103 of a user will touch the glass substrate 102 directly, a thickness of the glass substrate 102 is made large so as to ensure the glass substrate 102 to have sufficient protection capability. In practice, since the thickness of the glass substrate 102 is large, the fingerprint recognition chip 101 is required to have a high sensitivity to ensure accurate extracting of a fingerprint of the user. A fingerprint recognition chip with high sensitivity is difficult to manufacture and has a high manufacture cost, and is thus limited in its manufacture and application.
  • a capacitive fingerprint recognition device is taken as an example.
  • a capacitor is formed between the finger 103 of the user and a capacitor plate in the fingerprint recognition chip 101 .
  • the finger 103 of the user and the capacitor plate are two electrodes of the capacitor, and the glass substrate 102 is a dielectric between the two electrodes of the capacitor. Since the thickness of the glass substrate 102 is large, a capacitance value between the finger 103 of the user and the capacitor plate is large.
  • a height difference between a ridge and a valley of the finger 103 of the user is small, and hence, a difference between a capacitance value between the ridge and the capacitor plate and a capacitance value between the valley and the capacitor plate is very small.
  • the fingerprint recognition chip 101 is required to have a high sensitivity.
  • a package structure and a packaging method for a fingerprint recognition chip are provided according to the present disclosure.
  • a surface of a sensing region of a sensing chip is covered with a cover layer.
  • the cover layer which is provided for replacing the conventional glass substrate, can be touched by a finger of a user directly, and is configured to protect the sensing chip.
  • the cover layer is made of a polymer.
  • the polymer has good ductility and good flexibility, and thus the cover layer has a small thickness, and a high hardness enough to protect the sensing chip.
  • a distance between a surface of the cover layer and the sensing chip is reduced, which makes it easier for the sensing chip to detect the fingerprint of the user. Accordingly, the package structure has a reduced requirement on sensitivity of the sensing chip, and the package structure for the fingerprint recognition chip is thus more broadly applicable.
  • FIG. 2 to FIG. 6 are schematic diagrams of a package structure for a fingerprint recognition chip according to embodiments of the present disclosure.
  • the package structure for the fingerprint recognition chip includes a substrate 200 , a sensing chip 201 , a cover layer 202 and a plastic packaging layer 203 .
  • the sensing chip 201 is coupled to a substrate surface of the substrate 200 .
  • the sensing chip 201 includes a first surface 210 and a second surface 220 opposite to the first surface 210 .
  • the first surface 210 of the sensing chip 201 includes a sensing region 211 .
  • the second surface 220 of the sensing chip 201 is located on the substrate surface of the substrate 200 .
  • the cover layer 202 is at least located on a surface of the sensing region 211 of the sensing chip 201 .
  • the cover layer 202 is made of a polymer.
  • the plastic packaging layer 203 is located on the substrate surface of the substrate 200 and the surface of the sensing chip 201 .
  • the cover layer 202 is exposed from the plastic packaging layer 203 .
  • the package structure for the fingerprint recognition chip is described in detail hereinafter.
  • the substrate 200 is configured to fix the sensing chip 201 , and electrically connect the sensing chip 201 to other devices or circuits.
  • the substrate 200 is a rigid substrate or a flexible substrate, depending on a device or a terminal in which the sensing chip 201 is to be arranged.
  • the substrate 200 is a rigid substrate.
  • the rigid substrate is a PCB substrate, a glass substrate, a metal substrate, a semiconductor substrate or a polymer substrate.
  • the substrate 200 includes a substrate surface 230 .
  • the sensing chip 201 is coupled to the substrate surface 230 of the substrate 200 .
  • a wiring layer (not shown) is provided on the substrate surface 230 of the substrate 200 , and the wiring layer is connected to a second connection terminal 205 located on the substrate surface 230 of the substrate 200 .
  • the second connection terminal 205 is configured to be connected to a chip circuit on the surface of the sensing chip 201 .
  • an end of the substrate 200 includes a connection portion 204 .
  • the connection portion 204 may be made of a conductive material.
  • the connection portion 204 is electrically connected to the wiring layer, so that the chip circuit may be electrically connected to an external circuit or device via the wiring layer on the substrate surface 230 of the substrate 200 and the connection portion 204 to achieve transmission of an electrical signal.
  • the sensing region 211 located on the first surface 210 of the sensing chip 201 is configured to detect and receive fingerprint information of a user.
  • a capacitor structure or an inductor structure may be provided in the sensing region 211 , and the capacitor structure or the inductor structure may be configured to obtain the fingerprint information of the user.
  • At least one capacitor plate is provided in the sensing region 211 .
  • a capacitor structure is formed by the capacitor plate, the cover layer 202 and the finger of the user.
  • the sensing region 211 may obtain a difference between a capacitance value between a ridge on a surface of the finger of the user and the capacitor plate and a capacitance value between a valley on the surface of the finger of the user and the capacitor plate, process the difference between the capacitance values via the chip circuit, and output the difference between the capacitance values, to obtain fingerprint data of the user.
  • the first surface 210 of the sensing chip 201 further includes a peripheral region 212 surrounding the sensing region 211 .
  • a chip circuit (not shown) is provided on the peripheral region 212 of the first surface 210 of the sensing chip 201 .
  • the chip circuit is electrically connected to the capacitor structure or the inductor structure in the sensing region 211 , and is configured to process an electrical signal outputted by the capacitor structure or the inductor structure.
  • the sensing chip 201 further includes an edge groove 206 located in the peripheral region 212 .
  • the edge groove 206 is exposed from a side wall of the sensing chip 201 .
  • the chip circuit located on the peripheral region 212 of the sensing chip 201 is also located on a surface of a side wall and a surface of a bottom of the edge groove 206 .
  • a part of the chip circuit located at the bottom of the edge groove 206 is connected to a first connection terminal 207 .
  • the edge groove 206 is configured to form an output terminal of the chip circuit, i.e., the first connection terminal 207 .
  • the sensing chip 201 is coupled with the substrate 200 .
  • the edge groove 206 is a continuous groove surrounding the sensing region 211 .
  • One or more first connection terminals 207 are provided on the surface of the bottom of the continuous edge groove 206 .
  • the edge groove 206 includes several discrete grooves surrounding the sensing region 211 .
  • One or more first connection terminals 207 are provided in each of the discrete grooves 206 . The number and distribution of the first connection terminals 207 are determined based on a specific circuit layout requirement of the chip circuit.
  • the side wall of the edge groove 206 is inclined with respect to the surface of the sensing chip 201 .
  • An angle between the side wall and the bottom of the edge groove 206 is an obtuse angle.
  • the surface of the inclined side wall of the edge groove 206 makes it easy to form the chip circuit and the circuit layout between the sensing region 211 and the first connection terminal 207 .
  • the cover layer 202 covers the sensing region 211 of the sensing chip 201 .
  • the cover layer 202 may also cover a part of the peripheral region 212 surrounding the sensing region 211 .
  • the cover layer 202 is made of the polymer.
  • the polymer has good ductility, good flexibility, and high performance in covering. Therefore, the cover layer 202 has a small thickness and a high hardness, thereby improving capacity of the sensing chip 201 for sensing a fingerprint of the user and ensuring capacity of the cover layer 202 for protecting the sensing region 211 .
  • the cover layer 202 has a thickness ranging from 20 microns to 100 microns.
  • the thickness of the cover layer 202 is small.
  • a distance between the finger and the sensing region 211 is reduced. Therefore, the fingerprint of the user can be detected by the sensing region 211 more easily, reducing a requirement on sensitivity of the sensing chip 201 .
  • the capacitor plate is provided in the sensing region 211 . Since the thickness of the cover layer 202 is small, the distance between the finger of the user and the capacitor plate is reduced. As a result, the capacitance values between the finger of the user and the capacitor plate are small. Accordingly, the difference between the capacitance value between the ridge on the surface of the finger of the user and the capacitor plate and the capacitance value between the valley and the capacitor plate is large, so that the sensing region 211 detects the fingerprint information of the user easily.
  • the cover layer 202 has a Mohs hardness greater than or equal to 8 H.
  • the hardness of the cover layer 202 is high. Therefore, even though the thickness of the cover layer 202 is small, the cover layer 202 still can protect the sensing region 211 of the sensing chip 201 , and the sensing chip 201 will not be damaged when the finger of the user is moving on the surface of the cover layer 202 .
  • the hardness of the cover layer 202 is high, deformation is unlikely to occur at the cover layer 202 . Even if the finger of the user presses the surface of the cover layer 202 , the thickness of the cover layer 202 is unlikely to change, and hence, accuracy of detection result of the sensing region 211 is ensured.
  • the cover layer 202 has a dielectric constant greater than or equal to 7. Electrical isolation capacity of the cover layer 202 is great. Hence, capacity of the cover layer 202 for protecting the sensing region 211 is great.
  • the thickness of the cover layer 202 is small, and the capacitance values between the finger of the user and the capacitor plate are inversely proportional to the thickness of the cover layer 202 , and are directly proportional to the dielectric constant of the cover layer 202 . Therefore, if the thickness of the cover layer 202 is small and the dielectric constant is large, the capacitance values between the finger of the user and the capacitor plate are within a range detectable by the sensing region 211 , thereby avoiding detection failure of the sensing region 211 due to too large or too small capacitance values.
  • the dielectric constant of the cover layer 202 increases as the thickness of the cover layer 202 increases, so as to stabilize the capacitance values between the finger of the user and the capacitor plate within a stable range detectable by the sensing region 211 .
  • the cover layer 202 is made of epoxy resin, polyimide resin, benzocyclobutene resin, polybenzoxazole resin, polybutylene terephthalate, polycarbonate, polyethylene terephthalate, polyethylene, polypropylene, polyolefin, polyurethane, polyolefin, polyethersulfone, polyamide, polyurethane, ethylene-vinyl acetate copolymer, polyvinyl alcohol or other suitable polymers.
  • the polymer is made of a photosensitive material.
  • Photosensitive particles are provided in the polymer, and with the photosensitive particles, the polymer can be exposed and developed to form a pattern.
  • the photosensitive particle has a size less than 6 microns, so that a size of the cover layer 202 formed by exposing the polymer is accurate and easy to control.
  • the package for the fingerprint recognition chip further includes a conductive wire 208 .
  • Two ends of the conductive wire 208 are connected to the first connection terminal 207 and the second connection terminal 205 respectively, so as to electrically connect the chip circuit to the wiring layer on the substrate surface of the substrate 200 .
  • the wiring layer is electrically connected to the connection portion 204 , so that the chip circuit on the surface of the sensing chip 201 and the sensing region 211 can transmit/receive an electrical signal to/from the external circuit or device.
  • the conductive wire 208 is made of a metal, such as copper, tungsten, aluminum, gold or silver.
  • the package structure for the fingerprint recognition chip further includes a first bonding layer 301 located between the sensing chip 201 and the substrate 200 .
  • the bonding layer 301 is configured to fix the sensing chip 201 on the substrate surface 230 of the substrate 200 .
  • the package structure for the fingerprint recognition chip further includes a protective ring 209 located on the substrate surface of the substrate 200 .
  • the protective ring 209 surrounds the sensing chip 201 , the cover layer 202 and the plastic packaging layer 203 .
  • the protective ring 209 is made of a metal.
  • the protective ring 209 is grounded via the substrate 200 .
  • the protective ring 209 is fixed on the substrate surface 230 of the substrate 200 .
  • the protective ring 209 is located around the sensing chip 201 , the cover layer 202 and the plastic packaging layer 203 , and covers a part of the plastic packaging layer 203 , and the surface of the cover layer 202 is exposed from the protective ring.
  • the protective ring is only located around the sensing chip 201 and the plastic packaging layer 203 , and the surface of the plastic packaging layer 203 and the surface of the cover layer 202 are exposed from the protective ring.
  • the protective ring 209 is made of a metal, such as copper, tungsten, aluminum, gold or silver.
  • the protective ring 209 is configured to provide electrostatic protection for the sensing chip. Since the protective ring 209 is made of metal, the protective ring 209 is conductive. Static electricity is generated when the finger of the user touches the cover layer 202 , and electrostatic charges is transferred to the substrate 200 via the protective ring 209 , thereby protecting the cover layer 202 from being broken down due to a too large electrostatic voltage. In this way, the sensing chip 201 is protected, and accuracy of fingerprint detection is improved. Signal noise outputted by the sensing chip is eliminated, and thus a signal outputted by the sensing chip is more accurate.
  • the package structure for fingerprint recognition chip further includes a conductive layer 303 located on a surface of the side wall of the sensing chip 201 , on the first surface 210 of the substrate 200 and in the edge groove 206 . Two ends of the conductive layer 303 are connected to the first connection terminal 207 and the second connection terminal 205 respectively, to achieve electrical connections between the sensing region 211 and the wiring layer on the substrate surface of the substrate 200 , and between the chip circuit and the wiring layer on the substrate surface of the substrate 200 .
  • the package structure for the fingerprint recognition chip further includes a first bonding layer 301 located between the sensing chip 201 and the substrate 200 .
  • the sensing chip 201 further includes a conductive plug 304 extending through the sensing chip 201 .
  • the conductive plug 304 is exposed from the second surface 220 of the sensing chip 201 .
  • One end of the conductive plug 304 is connected to first connection terminal 207 .
  • the sensing chip 201 further includes a solder layer 305 located on a top of the conductive plug 304 exposed from the second surface 220 of the sensing chip 201 .
  • the solder layer 305 is welded to a surface of the second connection terminal 205 , to achieve electrical connections between the sensing region 211 and the wiring layer on the substrate surface of the substrate 200 , and between the chip circuit and the wiring layer on the substrate surface of the substrate 200 . Since the sensing chip 201 is welded to the substrate surface 230 of the substrate 200 via the solder layer 305 , the sensing chip 201 is fixed with respect to the substrate 200 .
  • the package structure for the fingerprint recognition chip further includes a housing 400 surrounding the plastic packaging layer 203 , the sensing chip 201 and the protective ring 209 .
  • the cover layer 202 is exposed from the housing 400 , so that the surface of the cover layer 202 can be touched by the finger of the user to achieve fingerprint detection.
  • a colour of the cover layer 202 is identical with that of the housing 400 . For example, if the housing 400 is black, the cover layer 202 is black; and if the housing 400 is white, the cover layer 202 is white. In this way, the package structure for the fingerprint recognition chip has a harmonious appearance as a whole.
  • the package structure for the fingerprint recognition chip does not include the protective ring 209
  • the package structure for the fingerprint recognition chip includes a housing surrounding the plastic packaging layer 203 and the sensing chip 201 .
  • the cover layer 202 is exposed from the housing 400 .
  • the colour of the cover layer 202 is identical with that of the housing 400 .
  • the second surface of the sensing chip is coupled to the substrate surface of the substrate, the first surface of the sensing chip includes the sensing region, and the sensing region is configured to extract the fingerprint of the user.
  • the cover layer is provided on the surface of the sensing region of the sensing chip, the cover layer is configured to protect the sensing region of the sensing chip, the sensing region can extract the fingerprint of the user when the finger of the user is put on the surface of the cover layer, and the sensing chip can convert the fingerprint of the user into an electrical signal and output the electrical signal.
  • the cover layer is made of the polymer.
  • the polymer has good ductility, good flexibility, and high performance in covering, and thus the cover layer has a small thickness, and a high hardness enough to protect the sensing chip.
  • the package structure has a reduced requirement on sensitivity of the sensing chip, and the package structure for the fingerprint recognition chip is thus more broadly applicable.
  • the cover layer is made of the polymer, the cover layer has a reduced cost, which reduces the cost for manufacturing the package structure.
  • a packaging method for forming the package structure for the fingerprint recognition chip described above is further provided according to an embodiment of the present disclosure, as shown in FIG. 7 to FIG. 12 .
  • a substrate 200 is provided.
  • the substrate 200 is a rigid substrate or a flexible substrate, depending on a device or a terminal in which a sensing chip 201 is to be arranged.
  • the substrate 200 is a rigid substrate.
  • the rigid substrate is a PCB substrate, a glass substrate, a metal substrate, a semiconductor substrate or a polymer substrate.
  • the substrate 200 includes a substrate surface 230 .
  • the sensing chip formed subsequently is coupled to the substrate surface 230 .
  • a wiring layer and a second connection terminal 205 are formed on the substrate surface 230 of the substrate 200 .
  • the wiring layer is connected to the second connection terminal 205 .
  • connection portion 204 is formed on an end of the substrate 200 .
  • the connection portion 204 may be made of a conductive material.
  • the wiring layer is connected to the connection portion 204 , so that the wiring layer and the second connection terminal may be electrically connected to an external circuit or device.
  • the sensing chip 201 is fixed on the substrate surface 230 of the substrate 200 .
  • the sensing chip 201 includes a first surface 210 and a second surface 220 opposite to the first surface 210 .
  • the first surface 210 of the sensing chip 201 includes a sensing region 211 .
  • the second surface 220 of the sensing chip 201 is located on the substrate surface of the substrate 200 .
  • the sensing region 211 is configured to detect and receive fingerprint information of a user.
  • a capacitor structure or an inductor structure may be provided in the sensing region 211 .
  • the capacitor structure or the inductor structure may be configured to obtain the fingerprint information of the user.
  • At least one capacitor plate is formed in the sensing region 211 .
  • a capacitor structure is formed by the capacitor plate, the cover layer 202 and the finger of the user.
  • the sensing region 211 may obtain a difference between a capacitance value between a ridge on a surface of the finger of the user and the capacitor plate and a capacitance value between a valley on the surface of the finger of the user and the capacitor plate, process the difference between the capacitance values via a chip circuit, and output the difference between the capacitance values, to obtain fingerprint data of the user.
  • the sensing chip 201 further includes a peripheral region 212 surrounding the sensing region 211 .
  • An edge groove 206 is formed in the peripheral region 212 of the sensing chip 201 .
  • the groove 206 is exposed from a side wall of the sensing chip 201 .
  • a first connection terminal 207 is formed at a bottom of the groove 206 .
  • a chip circuit is formed on the first surface 210 of the sensing chip 201 .
  • the chip circuit extends into the groove 206 , and is connected to the first connection terminal 207 .
  • the first connection terminal 207 is an output terminal of the chip circuit.
  • the edge groove 206 is a continuous groove surrounding the sensing region 211 .
  • One or more first connection terminals 207 are formed on a surface of the bottom of the continuous edge groove 206 .
  • the edge groove 206 includes several discrete grooves surrounding the sensing region 211 .
  • One or more first connection terminals 207 are formed in each of the discrete edge grooves 206 .
  • a side wall of the edge groove 206 is inclined with respect to the surface of the sensing chip 201 .
  • An angle between the side wall and the bottom of the edge groove 206 is an obtuse angle.
  • the sensing chip is fixed on the substrate surface 230 of the substrate 200 via a first bonding layer 301 . Subsequently, the first connection terminal 207 is connected to the second connection terminal 205 via a conductive wire or a conductive layer.
  • a conductive plug 304 extending through the sensing chip 201 is formed in the sensing chip 201 .
  • the conductive plug 304 is exposed from the second surface 220 of the sensing chip 201 .
  • One end of the conductive plug 304 is connected to first connection terminal 207 .
  • a solder layer 305 is formed on a top of the conductive plug 304 exposed from the second surface 220 of the sensing chip 201 .
  • the solder layer 305 is welded to a surface of the second connection terminal 205 , to fix the sensing chip 201 and the substrate 200 with respect to each other.
  • a cover film 202 a is formed on the substrate surface of the substrate 200 and the surface of the sensing chip 201 through a coating process.
  • the cover film 202 a is made of a polymer.
  • the cover film 202 a is configured for forming the cover layer subsequently.
  • the polymer has good ductility, flexibility and flowability, and high performance in covering. Therefore, the cover film 202 a with a small thickness can be formed on a surface of the sensing region 211 through a coating process, which results in a small thickness of the cover layer to be subsequently formed on the surface of the sensing region 211 .
  • the thickness of the cover layer is small, capacity of the sensing chip 201 for sensing a fingerprint of the user is improved, and the requirement on detection sensitivity of the sensing chip 201 is lowered accordingly.
  • the coating process includes a spin coating process, a spray coating process or an evaporation process. Since the material for forming the cover film 202 a is a fluid, the cover film 202 a formed on the surface of the sensing chip 201 has a small thickness while the cover film 202 a on the substrate surface of the substrate 200 has a large thickness. The cover film 202 a formed on the surface of the sensing chip 201 has a thickness ranging from 20 microns to 100 microns.
  • the cover film 202 a is made of epoxy resin, polyimide resin, benzocyclobutene resin, polybenzoxazole resin, polybutylene terephthalate, polycarbonate, polyethylene terephthalate, polyethylene, polypropylene, polyolefin, polyurethane, polyolefin, polyethersulfone, polyamide, polyurethane, ethylene-vinyl acetate copolymer, polyvinyl alcohol or other suitable polymers.
  • the polymer is made of a photosensitive material.
  • Photosensitive particles are provided in the polymer, and with the photosensitive particles, the polymer can be exposed and developed. Therefore, the cover layer may be formed by directly exposing the cover film 202 a subsequently.
  • the photosensitive particles has a size less than 6 microns, so that a size of the cover layer 202 subsequently formed by exposing is accurate and easy to control.
  • the cover film 202 a on the substrate surface of the substrate 200 and on other parts of the first surface of the sensing chip 201 than the sensing region 211 is removed (as shown in FIG. 9 ), to form the cover layer 202 on the surface of the sensing region 211 .
  • the cover film 202 a other than that on the sensing region 211 can be removed through exposing and developing processes to form the cover layer 202 .
  • a solidification process is performed on the formed cover layer 202 , to solidify the material of the cover layer 202 .
  • the formed cover layer 202 not only covers the surface of the sensing region 211 but also covers the part of the peripheral region 212 surrounding the sensing region 211 .
  • a process for forming the cover layer 202 includes forming a mask layer on the surface of the cover film 202 a , the mask layer defining a corresponding location and pattern for forming the cover layer 202 ; and etching the cover film 202 a by using the mask layer as a mask until the substrate surface of the substrate 200 and the surface of the sensing chip 201 are exposed, to form the cover layer 202 .
  • the cover layer 202 has a thickness ranging from 20 microns to 100 microns, which makes it easy for the sensing region 211 to detect the fingerprint information of the finger of the user.
  • the cover film 202 a has a Mohs hardness greater than or equal to 8 H.
  • the hardness of the cover layer 202 is high, and hence, the sensing chip 201 will not be damaged when the finger of the user is moving on a surface of the cover layer 202 .
  • the hardness of the cover layer 202 is high, deformation is unlikely to occur at the cover layer 202 . Even if the finger of the user presses the surface of the cover layer 202 , the thickness of the cover layer 202 is unlikely to change, and hence, accuracy of detection result of the sensing region 211 is ensured.
  • the cover layer 202 has a dielectric constant greater than or equal to 7. Electrical isolation capacity of the cover layer 202 is great. Hence, capacity of the cover layer 202 for protecting the sensing region 211 is great. In addition, in the embodiment, if the thickness of the cover layer 202 is small and the dielectric constant is large, the capacitance values between the finger of the user and the capacitor plate are within a range detectable by the sensing region 211 , thereby avoiding detection failure.
  • the substrate 200 is coupled to the sensing chip 201 .
  • the sensing chip 201 is fixed on the substrate surface of the substrate 200 via a first bonding layer 301 , and the substrate 200 may be coupled to the sensing chip 201 via a conductive wire or a conductive layer.
  • a process for coupling the sensing chip 201 to the substrate surface of the substrate 200 includes providing a conductive wire 208 , and connecting two ends of the conductive wire 208 to the first connection terminal 207 and the second connection terminal 205 respectively through a welding process.
  • the conductive wire 208 is made of a metal, such as copper, tungsten, aluminum, gold or silver.
  • a process for coupling the sensing chip 201 to the substrate surface of the substrate 200 includes forming a conductive layer 303 on the surface of the side wall of the sensing chip 201 , on the substrate surface 230 of the substrate 200 and in the edge groove 206 . Two ends of the conductive layer 303 are connected to the first connection terminal 207 and the second connection terminal 205 respectively.
  • a process for forming the conductive layer 303 includes forming a conductive film through a deposition process, a plating process or a chemical plating process, and etching a part of the conductive film to form the conductive layer 303 .
  • the conductive layer 303 is made of a metal, such as copper, tungsten, aluminum, silver, gold, titanium, tantalum, nickel, titanium nitride, tantalum nitride or any combination thereof.
  • a plastic packaging layer 203 is formed on the substrate surface of the substrate 200 and the surface of the sensing chip 201 .
  • the cover layer 202 is exposed from the plastic packaging layer 203 .
  • the plastic packaging layer 203 is made of epoxy resin, polyethylene, polypropylene, polyolefin, polyamide, polyurethane, or other suitable molding materials.
  • a process for forming the plastic packaging layer 203 includes an injection molding process, a transfer molding process, a screen printing process, or other suitable processes.
  • a protective ring 209 is formed on the substrate surface of the substrate 200 .
  • the protective ring 209 surrounds the sensing chip 201 , the cover layer 202 and the plastic packaging layer 203 .
  • the protective ring 209 is made of a metal.
  • the protective ring 209 is grounded via the substrate 200 .
  • the protective ring 209 is made of a metal, such as copper, tungsten, aluminum, gold or silver.
  • the protective ring 209 is configured to provide electrostatic protection for the sensing chip, to protect the cover layer 202 from being broken down due to a too large electrostatic voltage. In this way, the sensing chip 201 is protected, and accuracy of fingerprint detection is improved. Signal noise outputted by the sensing chip is eliminated, and thus a signal outputted by the sensing chip is more accurate.
  • the first surface of the sensing chip includes the sensing region configured to extract the fingerprint of the user
  • the cover layer is formed on the surface of the sensing region of the sensing chip
  • the cover layer is configured to protect the sensing region of the sensing chip
  • the surface of the cover layer is for putting the finger of the user to perform fingerprint detection.
  • the cover layer is made of the polymer.
  • the polymer has good ductility, good flexibility, and high performance in covering, and thus the formed cover layer has a small thickness, and a high hardness enough to protect the sensing chip.
  • a distance between the surface of the cover layer and the sensing chip is reduced, which makes it easy for the sensing region to detect the fingerprint data of the user.
  • the formed package structure has a reduced requirement on sensitivity of the sensing chip, and the package method thus is more broadly applicable.
  • the cover layer is made of the polymer, the cover layer has a reduced cost, which reduces the cost for manufacturing the package structure.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Theoretical Computer Science (AREA)
  • Human Computer Interaction (AREA)
  • Multimedia (AREA)
  • Manufacturing & Machinery (AREA)
  • Bioinformatics & Computational Biology (AREA)
  • Artificial Intelligence (AREA)
  • Bioinformatics & Cheminformatics (AREA)
  • Life Sciences & Earth Sciences (AREA)
  • Computer Vision & Pattern Recognition (AREA)
  • Data Mining & Analysis (AREA)
  • Evolutionary Biology (AREA)
  • Evolutionary Computation (AREA)
  • General Engineering & Computer Science (AREA)
  • Measurement Of Length, Angles, Or The Like Using Electric Or Magnetic Means (AREA)
  • Image Input (AREA)
  • Measurement Of The Respiration, Hearing Ability, Form, And Blood Characteristics Of Living Organisms (AREA)
US15/322,086 2014-07-01 2015-06-30 Fingerprint recognition chip packaging structure and packaging method Active 2035-07-24 US10133907B2 (en)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
CN201410309750 2014-07-01
CN201410309750.7A CN104051366B (zh) 2014-07-01 2014-07-01 指纹识别芯片封装结构和封装方法
CN201410309750.7 2014-07-01
PCT/CN2015/082714 WO2016000596A1 (zh) 2014-07-01 2015-06-30 指纹识别芯片封装结构和封装方法

Publications (2)

Publication Number Publication Date
US20170140195A1 US20170140195A1 (en) 2017-05-18
US10133907B2 true US10133907B2 (en) 2018-11-20

Family

ID=51504030

Family Applications (1)

Application Number Title Priority Date Filing Date
US15/322,086 Active 2035-07-24 US10133907B2 (en) 2014-07-01 2015-06-30 Fingerprint recognition chip packaging structure and packaging method

Country Status (5)

Country Link
US (1) US10133907B2 (ko)
KR (1) KR101881040B1 (ko)
CN (1) CN104051366B (ko)
TW (1) TWI569384B (ko)
WO (1) WO2016000596A1 (ko)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11062117B2 (en) * 2019-05-29 2021-07-13 Shenzhen GOODIX Technology Co., Ltd. Fingerprint identification apparatus and electronic device
US11334114B2 (en) 2017-04-11 2022-05-17 Samsung Electronics Co., Ltd. Biometric sensor and device including the same

Families Citing this family (38)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104051366B (zh) 2014-07-01 2017-06-20 苏州晶方半导体科技股份有限公司 指纹识别芯片封装结构和封装方法
CN104201115A (zh) * 2014-09-12 2014-12-10 苏州晶方半导体科技股份有限公司 晶圆级指纹识别芯片封装结构及封装方法
CN104201116B (zh) * 2014-09-12 2018-04-20 苏州晶方半导体科技股份有限公司 指纹识别芯片封装方法和封装结构
CN104615981B (zh) * 2015-01-27 2018-05-22 华进半导体封装先导技术研发中心有限公司 一种指纹识别模组结构及其制作方法
CN104615980B (zh) * 2015-01-27 2018-11-23 华进半导体封装先导技术研发中心有限公司 一种指纹识别装置及其制作方法
KR102097179B1 (ko) * 2015-04-07 2020-04-03 앰코테크놀로지코리아(주) 지문센서 패키지 및 그 제조 방법
CN104779223A (zh) * 2015-04-10 2015-07-15 华进半导体封装先导技术研发中心有限公司 具有单边沟槽的指纹识别芯片封装结构与制作方法
TWI584438B (zh) * 2015-04-17 2017-05-21 瑞鼎科技股份有限公司 多功能積體電路之封裝結構及封裝方法
CN104866812A (zh) * 2015-04-17 2015-08-26 麦克思股份有限公司 指纹识别装置及具有指纹识别装置的触控显示装置
CN104966707A (zh) * 2015-04-30 2015-10-07 深圳莱宝高科技股份有限公司 指纹采集封装结构及其封装方法
US10885294B2 (en) 2015-05-14 2021-01-05 Motorola Mobility Llc Finger print sensor with passive proximity detection for power savings in an electronic device
CN104851853A (zh) * 2015-05-19 2015-08-19 苏州晶方半导体科技股份有限公司 指纹识别芯片的封装结构及封装方法
CN104850840A (zh) * 2015-05-19 2015-08-19 苏州晶方半导体科技股份有限公司 芯片封装方法和芯片封装结构
CN104851813A (zh) * 2015-05-19 2015-08-19 苏州晶方半导体科技股份有限公司 指纹识别芯片的封装结构及封装方法
CN106356348A (zh) * 2015-07-24 2017-01-25 晨星半导体股份有限公司 电容式传感器结构、具电容式传感器的电路板结构以及电容式传感器的封装结构
WO2017035765A1 (en) * 2015-09-01 2017-03-09 Shanghai Oxi Technology Co., Ltd Fingerprint imaging device structure and method for packaging the same
US10672937B2 (en) 2015-09-02 2020-06-02 Pixart Imaging Inc. Optical sensor module and sensor chip thereof
CN106531749A (zh) * 2015-09-14 2017-03-22 原相科技股份有限公司 感测芯片封装结构及其制造方法
US10152146B2 (en) * 2015-09-16 2018-12-11 Microsoft Technology Licensing, Llc Cosmetically hidden electrostatic discharge protection structures
US10402616B2 (en) * 2015-10-21 2019-09-03 Motorola Mobility Llc Fingerprint sensor with proximity detection, and corresponding devices, systems, and methods
US10248826B2 (en) 2015-10-21 2019-04-02 Motorola Mobility Llc Fingerprint sensor with proximity detection, and corresponding devices, systems, and methods
CN106062951B (zh) * 2016-05-30 2019-06-28 深圳信炜科技有限公司 生物传感模块、生物传感芯片及电子设备
WO2017206034A1 (zh) 2016-05-30 2017-12-07 深圳信炜科技有限公司 生物传感芯片及电子设备
US10536568B2 (en) 2016-07-01 2020-01-14 Huawei Technologies Co., Ltd. Waterproof fingerprint recognition module and electronic device
CN106409784A (zh) * 2016-08-23 2017-02-15 南通富士通微电子股份有限公司 一种指纹识别模块及其制作方法
TWI631632B (zh) * 2016-08-31 2018-08-01 矽品精密工業股份有限公司 封裝結構及其製法
CN108701208B (zh) * 2016-11-07 2022-05-06 深圳市汇顶科技股份有限公司 指纹识别模组及指纹识别芯片封装结构
KR20180100277A (ko) * 2017-01-19 2018-09-10 선전 구딕스 테크놀로지 컴퍼니, 리미티드 지문 인식 장치
CN106897712B (zh) * 2017-03-13 2020-01-14 Oppo广东移动通信有限公司 指纹模组、显示屏和移动终端
KR20190083015A (ko) 2018-01-02 2019-07-11 삼성디스플레이 주식회사 지문 센서, 지문 센서를 구비하는 터치 센서 및 터치 센서를 구비하는 표시 장치
CN108596164B (zh) * 2018-07-18 2024-06-04 昆山丘钛生物识别科技有限公司 指纹模组及电子设备
CN109152196A (zh) * 2018-07-25 2019-01-04 江苏凯尔生物识别科技有限公司 一种指纹识别模组安装方法及指纹识别模组
KR102611843B1 (ko) * 2019-10-21 2023-12-07 선전 구딕스 테크놀로지 컴퍼니, 리미티드 지문 인식 장치 및 전자 장치
CN111524813B (zh) * 2020-05-06 2021-12-17 江苏永鼎股份有限公司 一种生物识别封装结构及其形成方法
TWI730812B (zh) * 2020-06-15 2021-06-11 義隆電子股份有限公司 用於智慧卡之指紋感測晶片模組及其封裝方法
CN113065390A (zh) * 2021-02-03 2021-07-02 深圳阜时科技有限公司 一种窄条状指纹芯片、侧边式指纹芯片模组及电子设备
CN112985471B (zh) * 2021-04-30 2021-11-02 深圳市汇顶科技股份有限公司 一种电容传感器及其制作方法
CN113611217A (zh) * 2021-08-11 2021-11-05 昆山国显光电有限公司 显示面板和显示装置

Citations (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0789334A2 (en) 1996-01-26 1997-08-13 Harris Corporation Integrated circuit device having an opening exposing the integrated circuit die and related methods
CN1164076A (zh) 1996-01-26 1997-11-05 哈里公司 安全性高的指纹感测盒及有关方法
JP2003083708A (ja) 2001-09-10 2003-03-19 Nec Corp 指紋センサ及び指紋センサ実装構造並びに該指紋センサを備えた指紋検出器
US20030062490A1 (en) * 2001-09-28 2003-04-03 Nec Corporation Imaging device and electronic equipment incorporated therein the same
US20040096787A1 (en) * 2001-03-30 2004-05-20 Fuji Photo Film Co., Ltd. Dye-forming coupler, silver halide photographic light-sensitive material and azomethine dye compound
CN1694260A (zh) 2005-04-15 2005-11-09 宜霖科技股份有限公司 接触式影像截取结构
US20080090054A1 (en) * 2006-06-30 2008-04-17 Casio Computer Co., Ltd. Thin film device having thin film elements and thin film pattern on thin film elements, and method of fabricating the same
CN101197382A (zh) 2006-12-06 2008-06-11 台湾沛晶股份有限公司 薄型影像芯片封装结构
KR20080062577A (ko) 2006-12-29 2008-07-03 주식회사 하이닉스반도체 적층 패키지 및 그의 제조 방법
US20090309179A1 (en) * 2008-06-13 2009-12-17 Phoenix Precision Technology Corporation Package substrate having embedded photosensitive semiconductor chip and fabrication method thereof
US7781852B1 (en) * 2006-12-05 2010-08-24 Amkor Technology, Inc. Membrane die attach circuit element package and method therefor
JP2011066649A (ja) 2009-09-17 2011-03-31 Kyocera Kinseki Corp 圧電デバイスの製造方法
TW201140779A (en) 2010-05-11 2011-11-16 Xintec Inc Chip package and method for forming the same
US20110309482A1 (en) 2010-06-18 2011-12-22 Authentec, Inc. Finger sensor including encapsulating layer over sensing area and related methods
US20130194071A1 (en) * 2009-12-29 2013-08-01 Idex Asa Surface sensor
US8499434B2 (en) * 2007-01-03 2013-08-06 Cufer Asset Ltd. L.L.C. Method of making a capacitive sensor
US8724038B2 (en) * 2010-10-18 2014-05-13 Qualcomm Mems Technologies, Inc. Wraparound assembly for combination touch, handwriting and fingerprint sensor
CN103793689A (zh) 2014-01-27 2014-05-14 南昌欧菲光科技有限公司 指纹识别传感器封装结构、电子设备及指纹识别传感器的制备方法
US20140140588A1 (en) 2012-11-21 2014-05-22 Bruce C.S. Chou Biometrics sensor module, assembly, manufacturing method and electronic apparatus using such biometrics sensor module
CN103886299A (zh) 2014-03-27 2014-06-25 成都费恩格尔微电子技术有限公司 一种电容式指纹传感器的封装结构
CN104051366A (zh) 2014-07-01 2014-09-17 苏州晶方半导体科技股份有限公司 指纹识别芯片封装结构和封装方法
CN204029788U (zh) 2014-07-01 2014-12-17 苏州晶方半导体科技股份有限公司 指纹识别芯片封装结构

Patent Citations (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1163477A (zh) 1996-01-26 1997-10-29 哈里公司 具有展露集成电路芯片窗口的集成电路器件及其相关方法
CN1164076A (zh) 1996-01-26 1997-11-05 哈里公司 安全性高的指纹感测盒及有关方法
EP0789334A2 (en) 1996-01-26 1997-08-13 Harris Corporation Integrated circuit device having an opening exposing the integrated circuit die and related methods
US20040096787A1 (en) * 2001-03-30 2004-05-20 Fuji Photo Film Co., Ltd. Dye-forming coupler, silver halide photographic light-sensitive material and azomethine dye compound
JP2003083708A (ja) 2001-09-10 2003-03-19 Nec Corp 指紋センサ及び指紋センサ実装構造並びに該指紋センサを備えた指紋検出器
US20030062490A1 (en) * 2001-09-28 2003-04-03 Nec Corporation Imaging device and electronic equipment incorporated therein the same
CN1694260A (zh) 2005-04-15 2005-11-09 宜霖科技股份有限公司 接触式影像截取结构
US20080090054A1 (en) * 2006-06-30 2008-04-17 Casio Computer Co., Ltd. Thin film device having thin film elements and thin film pattern on thin film elements, and method of fabricating the same
US7781852B1 (en) * 2006-12-05 2010-08-24 Amkor Technology, Inc. Membrane die attach circuit element package and method therefor
CN101197382A (zh) 2006-12-06 2008-06-11 台湾沛晶股份有限公司 薄型影像芯片封装结构
US8202762B2 (en) 2006-12-29 2012-06-19 Hynix Semiconductor Inc. Stack package having reduced electrical connection length suitable for high speed operations and method of manufacturing the same
KR20080062577A (ko) 2006-12-29 2008-07-03 주식회사 하이닉스반도체 적층 패키지 및 그의 제조 방법
US8499434B2 (en) * 2007-01-03 2013-08-06 Cufer Asset Ltd. L.L.C. Method of making a capacitive sensor
US20090309179A1 (en) * 2008-06-13 2009-12-17 Phoenix Precision Technology Corporation Package substrate having embedded photosensitive semiconductor chip and fabrication method thereof
JP2011066649A (ja) 2009-09-17 2011-03-31 Kyocera Kinseki Corp 圧電デバイスの製造方法
US20130194071A1 (en) * 2009-12-29 2013-08-01 Idex Asa Surface sensor
TW201140779A (en) 2010-05-11 2011-11-16 Xintec Inc Chip package and method for forming the same
US20110278724A1 (en) 2010-05-11 2011-11-17 Chao-Yen Lin Chip package and method for forming the same
CN102244047A (zh) 2010-05-11 2011-11-16 精材科技股份有限公司 晶片封装体及其形成方法
US20110309482A1 (en) 2010-06-18 2011-12-22 Authentec, Inc. Finger sensor including encapsulating layer over sensing area and related methods
CN103038782A (zh) 2010-06-18 2013-04-10 奥森泰克公司 包括在感测区域上的包封层的手指传感器和相关方法
KR20130043161A (ko) 2010-06-18 2013-04-29 오쎈테크, 인코포레이티드 감지 영역 위에 캡슐화 층을 포함하는 핑거 센서 및 관련 방법
US8724038B2 (en) * 2010-10-18 2014-05-13 Qualcomm Mems Technologies, Inc. Wraparound assembly for combination touch, handwriting and fingerprint sensor
US20140140588A1 (en) 2012-11-21 2014-05-22 Bruce C.S. Chou Biometrics sensor module, assembly, manufacturing method and electronic apparatus using such biometrics sensor module
TW201421021A (zh) 2012-11-21 2014-06-01 Bruce Zheng-San Chou 生物感測器模組、組件、製造方法及使用其之電子設備
CN103793689A (zh) 2014-01-27 2014-05-14 南昌欧菲光科技有限公司 指纹识别传感器封装结构、电子设备及指纹识别传感器的制备方法
CN103886299A (zh) 2014-03-27 2014-06-25 成都费恩格尔微电子技术有限公司 一种电容式指纹传感器的封装结构
CN104051366A (zh) 2014-07-01 2014-09-17 苏州晶方半导体科技股份有限公司 指纹识别芯片封装结构和封装方法
CN204029788U (zh) 2014-07-01 2014-12-17 苏州晶方半导体科技股份有限公司 指纹识别芯片封装结构

Non-Patent Citations (3)

* Cited by examiner, † Cited by third party
Title
International Search Report for International Application No. PCT/CN2015/082714 dated Sep. 29, 2015.
Korean Office Communication dated Feb. 13, 2018 for Application No. KR 10-2017-7002507.
Taiwanese Office Communication dated May 6, 2016 for Application No. TW 104120855.

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11334114B2 (en) 2017-04-11 2022-05-17 Samsung Electronics Co., Ltd. Biometric sensor and device including the same
US11650624B2 (en) 2017-04-11 2023-05-16 Samsung Electronics Co., Ltd. Biometric sensor and device including the same
US11062117B2 (en) * 2019-05-29 2021-07-13 Shenzhen GOODIX Technology Co., Ltd. Fingerprint identification apparatus and electronic device
US20210303820A1 (en) * 2019-05-29 2021-09-30 Shenzhen GOODIX Technology Co., Ltd. Fingerprint identification apparatus and electronic device
US11663846B2 (en) * 2019-05-29 2023-05-30 Shenzhen GOODIX Technology Co., Ltd. Fingerprint identification apparatus and electronic device

Also Published As

Publication number Publication date
US20170140195A1 (en) 2017-05-18
TW201603207A (zh) 2016-01-16
WO2016000596A1 (zh) 2016-01-07
TWI569384B (zh) 2017-02-01
CN104051366B (zh) 2017-06-20
KR20170026537A (ko) 2017-03-08
CN104051366A (zh) 2014-09-17
KR101881040B1 (ko) 2018-08-16

Similar Documents

Publication Publication Date Title
US10133907B2 (en) Fingerprint recognition chip packaging structure and packaging method
US10108837B2 (en) Fingerprint recognition chip packaging structure and packaging method
US10090217B2 (en) Chip packaging method and package structure
TWI626598B (zh) Fingerprint identification chip packaging structure and packaging method
KR101911710B1 (ko) 지문 인식 칩 패키징 구조 및 패키징 방법
TWI575668B (zh) Chip package structure and wafer packaging method
TWI570819B (zh) Fingerprint identification chip packaging structure and packaging method
CN204029788U (zh) 指纹识别芯片封装结构
CN204029789U (zh) 指纹识别芯片封装结构
CN105205483B (zh) 指纹感测装置
CN204179070U (zh) 指纹识别芯片封装结构
US9578733B2 (en) Esd protection of electronic device

Legal Events

Date Code Title Description
AS Assignment

Owner name: CHINA WAFER LEVEL CSP CO., LTD., CHINA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:WANG, ZHIQI;YU, QIONG;WANG, WEI;SIGNING DATES FROM 20161212 TO 20161213;REEL/FRAME:040827/0840

STCF Information on status: patent grant

Free format text: PATENTED CASE

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 4