TWI765987B - 半導體裝置 - Google Patents
半導體裝置 Download PDFInfo
- Publication number
- TWI765987B TWI765987B TW107108941A TW107108941A TWI765987B TW I765987 B TWI765987 B TW I765987B TW 107108941 A TW107108941 A TW 107108941A TW 107108941 A TW107108941 A TW 107108941A TW I765987 B TWI765987 B TW I765987B
- Authority
- TW
- Taiwan
- Prior art keywords
- delay amount
- delay
- adjustment
- data
- write data
- Prior art date
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management
- G11C7/222—Clock generating, synchronizing or distributing circuits within memory device
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/4076—Timing circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/02—Detection or location of defective auxiliary circuits, e.g. defective refresh counters
- G11C29/023—Detection or location of defective auxiliary circuits, e.g. defective refresh counters in clock generator or timing circuitry
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/02—Detection or location of defective auxiliary circuits, e.g. defective refresh counters
- G11C29/028—Detection or location of defective auxiliary circuits, e.g. defective refresh counters with adaption or trimming of parameters
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Dram (AREA)
- Memory System (AREA)
- Pulse Circuits (AREA)
- Tests Of Electronic Circuits (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2017071079A JP6832777B2 (ja) | 2017-03-31 | 2017-03-31 | 半導体装置 |
| JP2017-071079 | 2017-03-31 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| TW201843678A TW201843678A (zh) | 2018-12-16 |
| TWI765987B true TWI765987B (zh) | 2022-06-01 |
Family
ID=61952534
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW107108941A TWI765987B (zh) | 2017-03-31 | 2018-03-16 | 半導體裝置 |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US10504570B2 (https=) |
| EP (1) | EP3382713B1 (https=) |
| JP (1) | JP6832777B2 (https=) |
| CN (1) | CN108694974B (https=) |
| TW (1) | TWI765987B (https=) |
Families Citing this family (16)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US10923166B2 (en) | 2018-02-27 | 2021-02-16 | SK Hynix Inc. | Semiconductor devices performing a write leveling training operation and semiconductor systems including the semiconductor devices |
| US11232820B2 (en) * | 2018-02-27 | 2022-01-25 | SK Hynix Inc. | Semiconductor devices performing a write leveling training operation and semiconductor systems including the semiconductor devices |
| KR102679157B1 (ko) * | 2018-10-30 | 2024-06-27 | 삼성전자주식회사 | 모드 레지스터 쓰기 명령을 이용하여 쓰기 클럭의 듀티 사이클의 트레이닝을 수행하는 시스템 온 칩, 시스템 온 칩의 동작 방법, 및 시스템 온 칩을 포함하는 전자 장치 |
| KR102693546B1 (ko) * | 2018-11-07 | 2024-08-08 | 삼성전자주식회사 | 스토리지 장치 |
| KR102691395B1 (ko) * | 2018-12-20 | 2024-08-05 | 에스케이하이닉스 주식회사 | 메모리 시스템, 메모리 시스템의 동작 방법 및 메모리 콘트롤러 |
| JP7081477B2 (ja) * | 2018-12-26 | 2022-06-07 | コニカミノルタ株式会社 | 画像処理装置、画像処理装置の制御方法、およびプログラム |
| JP7332406B2 (ja) * | 2019-09-13 | 2023-08-23 | キオクシア株式会社 | メモリシステム |
| KR102771802B1 (ko) * | 2019-09-26 | 2025-02-20 | 삼성전자주식회사 | 스토리지 장치 |
| CN111009271B (zh) * | 2019-11-18 | 2020-09-29 | 广东高云半导体科技股份有限公司 | 基于fpga的psram存储器初始化方法、装置、设备及介质 |
| JP2021149659A (ja) * | 2020-03-19 | 2021-09-27 | キオクシア株式会社 | 半導体集積回路、メモリコントローラ、およびメモリシステム |
| KR102866520B1 (ko) | 2020-05-06 | 2025-10-01 | 삼성전자주식회사 | 저장 장치 및 그것의 리트레이닝 방법 |
| KR102815323B1 (ko) * | 2020-06-23 | 2025-06-02 | 에스케이하이닉스 주식회사 | 반도체 장치 및 이의 동작 방법 |
| US11726721B2 (en) | 2020-09-09 | 2023-08-15 | Samsung Electronics Co., Ltd. | Memory device for adjusting delay on data clock path, memory system including the memory device, and operating method of the memory system |
| US11677537B2 (en) * | 2021-03-17 | 2023-06-13 | Micron Technology, Inc. | Signal delay control and related apparatuses, systems, and methods |
| KR20230165586A (ko) | 2022-05-27 | 2023-12-05 | 삼성전자주식회사 | 데이터 입출력 전압을 찾는 메모리 컨트롤러, 메모리 시스템 및 그것의 동작 방법 |
| CN115344215B (zh) * | 2022-08-29 | 2025-03-18 | 深圳市紫光同创电子股份有限公司 | 存储器训练方法及系统 |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20090161453A1 (en) * | 2007-12-21 | 2009-06-25 | Rambus Inc. | Method and apparatus for calibrating write timing in a memory system |
| US20100146237A1 (en) * | 2008-03-07 | 2010-06-10 | Yuji Takai | Memory device, memory system, and access timing adjusting method in memory system |
| US20120113729A1 (en) * | 2010-11-04 | 2012-05-10 | Renesas Electronics Corporation | Memory interface circuit and semiconductor device |
| US20160189758A1 (en) * | 2014-12-30 | 2016-06-30 | Sandisk Technologies Inc. | Method and apparatus to tune a toggle mode interface |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPWO2010137330A1 (ja) * | 2009-05-27 | 2012-11-12 | パナソニック株式会社 | 遅延調整装置、遅延調整方法 |
| JP2011003088A (ja) * | 2009-06-19 | 2011-01-06 | Panasonic Corp | データラッチ調整装置およびそれを用いたメモリアクセスシステム |
| JP6179206B2 (ja) * | 2013-06-11 | 2017-08-16 | 株式会社リコー | メモリ制御装置 |
-
2017
- 2017-03-31 JP JP2017071079A patent/JP6832777B2/ja active Active
-
2018
- 2018-02-06 US US15/889,928 patent/US10504570B2/en active Active
- 2018-03-16 TW TW107108941A patent/TWI765987B/zh active
- 2018-03-29 EP EP18165131.6A patent/EP3382713B1/en active Active
- 2018-03-30 CN CN201810288453.7A patent/CN108694974B/zh active Active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20090161453A1 (en) * | 2007-12-21 | 2009-06-25 | Rambus Inc. | Method and apparatus for calibrating write timing in a memory system |
| US20100146237A1 (en) * | 2008-03-07 | 2010-06-10 | Yuji Takai | Memory device, memory system, and access timing adjusting method in memory system |
| US20120113729A1 (en) * | 2010-11-04 | 2012-05-10 | Renesas Electronics Corporation | Memory interface circuit and semiconductor device |
| US20160189758A1 (en) * | 2014-12-30 | 2016-06-30 | Sandisk Technologies Inc. | Method and apparatus to tune a toggle mode interface |
Also Published As
| Publication number | Publication date |
|---|---|
| TW201843678A (zh) | 2018-12-16 |
| US20180286471A1 (en) | 2018-10-04 |
| JP2018173782A (ja) | 2018-11-08 |
| CN108694974A (zh) | 2018-10-23 |
| EP3382713A1 (en) | 2018-10-03 |
| CN108694974B (zh) | 2023-11-10 |
| EP3382713B1 (en) | 2023-07-19 |
| US10504570B2 (en) | 2019-12-10 |
| JP6832777B2 (ja) | 2021-02-24 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TWI765987B (zh) | 半導體裝置 | |
| US8207772B2 (en) | Duty detection circuit and duty cycle correction circuit including the same | |
| KR102006971B1 (ko) | 반도체 기억장치 | |
| CN113223576B (zh) | 写入均衡 | |
| US7872493B2 (en) | Calibration circuit | |
| US9018994B2 (en) | Duty cycle correction circuit and operation method thereof | |
| US8976596B1 (en) | Controller | |
| CN111312307B (zh) | 存储器控制电路及校正方法 | |
| US7863955B2 (en) | Semiconductor device and operation method thereof | |
| US7286432B2 (en) | Temperature update masking to ensure correct measurement of temperature when references become unstable | |
| US20050091428A1 (en) | Serial data transferring apparatus | |
| JP2007024865A (ja) | 半導体装置 | |
| JP6585977B2 (ja) | 半導体装置および発振回路の制御方法 | |
| JP4859709B2 (ja) | 電圧制御回路 | |
| US20070204185A1 (en) | Data fetch circuit and control method thereof | |
| JP2009271941A (ja) | 半導体集積回路及びマイクロコンピュータ | |
| US10951198B1 (en) | Semiconductor integrated circuit, transmission device, and memory device | |
| CN113154966A (zh) | 延时校准方法、系统及存储介质 | |
| CN107196651B (zh) | 应用于f2f解码芯片中的片上时钟校准方法和装置 | |
| TWI411976B (zh) | 影像處理系統與取樣相位校正方法 | |
| JP4917341B2 (ja) | インターフェース回路 | |
| JP3963135B2 (ja) | 不揮発性メモリのテスト制御方法 | |
| CN118016115A (zh) | 时钟数据回复电路模块、存储器存储装置及信号校正方法 | |
| CN121214990A (zh) | 半导体装置、半导体系统及半导体系统的操作方法 |