TWI680518B - 具有用於安裝半導體晶粒減少夾子移動之導體夾子的導線架 - Google Patents

具有用於安裝半導體晶粒減少夾子移動之導體夾子的導線架 Download PDF

Info

Publication number
TWI680518B
TWI680518B TW104137340A TW104137340A TWI680518B TW I680518 B TWI680518 B TW I680518B TW 104137340 A TW104137340 A TW 104137340A TW 104137340 A TW104137340 A TW 104137340A TW I680518 B TWI680518 B TW I680518B
Authority
TW
Taiwan
Prior art keywords
semiconductor
die
conductor element
patent application
grooves
Prior art date
Application number
TW104137340A
Other languages
English (en)
Other versions
TW201643974A (zh
Inventor
丁慧英
Hui-ying DING
王鵬年
Pengnian WANG
于濤
Tao Yu
劉俊鋒
Jun-feng LIU
白俊凱
Jun-Kai BAI
彭智平
Chih Ping Peng
Original Assignee
美商微協通用半導體有限責任公司
Vishay General Semiconductor Llc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 美商微協通用半導體有限責任公司, Vishay General Semiconductor Llc filed Critical 美商微協通用半導體有限責任公司
Publication of TW201643974A publication Critical patent/TW201643974A/zh
Application granted granted Critical
Publication of TWI680518B publication Critical patent/TWI680518B/zh

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49541Geometry of the lead-frame
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/52Mounting semiconductor bodies in containers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56Encapsulations, e.g. encapsulation layers, coatings
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3114Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the device being a chip scale package, e.g. CSP
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/42Fillings or auxiliary members in containers or encapsulations selected or arranged to facilitate heating or cooling
    • H01L23/433Auxiliary members in containers characterised by their shape, e.g. pistons
    • H01L23/4334Auxiliary members in encapsulations
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49517Additional leads
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49517Additional leads
    • H01L23/49524Additional leads the additional leads being a tape carrier or flat leads
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49541Geometry of the lead-frame
    • H01L23/49548Cross section geometry
    • H01L23/49551Cross section geometry characterised by bent parts
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49541Geometry of the lead-frame
    • H01L23/49562Geometry of the lead-frame for devices being provided for in H01L29/00
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49575Assemblies of semiconductor devices on lead frames
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49579Lead-frames or other flat leads characterised by the materials of the lead frames or layers thereon
    • H01L23/49582Metallic layers on lead frames
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/58Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
    • H01L23/64Impedance arrangements
    • H01L23/642Capacitive arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/33Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L24/36Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L24/37Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L24/39Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L24/40Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/84Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/48Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/60Attaching or detaching leads or other conductive members, to be used for carrying current to or from the device in operation
    • H01L2021/60007Attaching or detaching leads or other conductive members, to be used for carrying current to or from the device in operation involving a soldering or an alloying process
    • H01L2021/6027Mounting on semiconductor conductive members
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/60Attaching or detaching leads or other conductive members, to be used for carrying current to or from the device in operation
    • H01L2021/60277Attaching or detaching leads or other conductive members, to be used for carrying current to or from the device in operation involving the use of conductive adhesives
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04026Bonding areas specifically adapted for layer connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05644Gold [Au] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/291Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32135Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/32145Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/33Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/33Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
    • H01L2224/331Disposition
    • H01L2224/3318Disposition being disposed on at least two different sides of the body, e.g. dual array
    • H01L2224/33181On opposite sides of the body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/36Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L2224/37Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • H01L2224/37001Core members of the connector
    • H01L2224/3701Shape
    • H01L2224/37012Cross-sectional shape
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/36Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L2224/37Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • H01L2224/37001Core members of the connector
    • H01L2224/3701Shape
    • H01L2224/37012Cross-sectional shape
    • H01L2224/37013Cross-sectional shape being non uniform along the connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/36Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L2224/37Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • H01L2224/37001Core members of the connector
    • H01L2224/37099Material
    • H01L2224/371Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/37117Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/37124Aluminium [Al] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/36Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L2224/37Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • H01L2224/37001Core members of the connector
    • H01L2224/37099Material
    • H01L2224/371Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/37138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/37147Copper [Cu] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/36Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L2224/37Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • H01L2224/37001Core members of the connector
    • H01L2224/37099Material
    • H01L2224/371Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/37138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/37155Nickel [Ni] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/36Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L2224/37Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • H01L2224/37001Core members of the connector
    • H01L2224/37099Material
    • H01L2224/371Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/37163Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/37166Titanium [Ti] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/39Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L2224/40Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • H01L2224/401Disposition
    • H01L2224/40105Connecting bonding areas at different heights
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/39Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L2224/40Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • H01L2224/401Disposition
    • H01L2224/40151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/40221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/40245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/39Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L2224/40Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • H01L2224/404Connecting portions
    • H01L2224/40475Connecting portions connected to auxiliary connecting means on the bonding areas
    • H01L2224/40499Material of the auxiliary connecting means
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73263Layer and strap connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8319Arrangement of the layer connectors prior to mounting
    • H01L2224/83191Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8319Arrangement of the layer connectors prior to mounting
    • H01L2224/83192Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8338Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/83399Material
    • H01L2224/834Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/83417Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/83424Aluminium [Al] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8338Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/83399Material
    • H01L2224/834Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/83438Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/83447Copper [Cu] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8338Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/83399Material
    • H01L2224/834Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/83438Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/83455Nickel [Ni] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8338Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/83399Material
    • H01L2224/834Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/83463Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/83466Titanium [Ti] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838Bonding techniques
    • H01L2224/83801Soldering or alloying
    • H01L2224/83815Reflow soldering
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/84Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
    • H01L2224/8434Bonding interfaces of the connector
    • H01L2224/84345Shape, e.g. interlocking features
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/84Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
    • H01L2224/8438Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/84385Shape, e.g. interlocking features
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92Specific sequence of method steps
    • H01L2224/922Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
    • H01L2224/9222Sequential connecting processes
    • H01L2224/92242Sequential connecting processes the first connecting process involving a layer connector
    • H01L2224/92246Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a strap connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49503Lead-frames or other flat leads characterised by the die pad
    • H01L23/49513Lead-frames or other flat leads characterised by the die pad having bonding material between chip and die pad
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/91Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L24/80 - H01L24/90
    • H01L24/92Specific sequence of method steps
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00012Relevant to the scope of the group, the symbol of which is combined with the symbol of this group
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Geometry (AREA)
  • Die Bonding (AREA)

Abstract

一種半導體總成包含半導體晶粒其具有上部及下部電子接點。一個具有下部晶粒墊的導線架以電性地及機械地方式連結至晶粒下部電子接點。一個上部的導體元件具有第一部分以電性地及機械地的連結至該晶粒的上部電子接點。導線端子具有表面部分電性地及機械地連結至導體元件的第二部分。導線端子的表面部分及/或導體元件的第二部分具有設置於其中的一序列凹槽。封裝材料封裝半導體晶粒、導線架的至少一部分、上部導體元件的至少一部分、以及導線端子的至少一部分。

Description

具有用於安裝半導體晶粒減少夾子移動之導體夾子的導線架
本發明係關於具有用於安裝半導體晶粒減少夾子移動之導體夾子的導線架。
電子工業的迅速成長產生了對電子裝置的尺寸越來越小但於高功率架構中操作以支援多項特徵/功能的需求。高功率裝置通常支援高電流以及產生非常高的功率,而其需要該裝置具有有效散熱能力。典型的雙端子表面安裝分散的功率半導體裝置是由其上安裝有半導體晶粒或晶片之陰極/底側的導線架以及連結至半導體晶粒之陽極/頂側的夾子所組成。製造商已經開始使用導體夾子於高功率裝置而非使用金線或鋁線去連結晶粒頂部之金屬薄層至導線架的導線。
用於連結導體夾子至該裝置上的元件的夾子連接程序通常包含從夾盤上切割夾子、從夾盤上拿出夾子、以及連 接夾子至晶粒表面。然而導體夾的使用則會引發如夾子移動,其會增加製造半導體封裝的困難及花費以及減少總成的每小時單位(“UPH”)的問題。
根據本發明所描述的標的一個態樣,半導體總成包含一個半導體晶粒,具有下部及上部的電子接點。具有下部晶粒墊的導線架以電性地及機械地連結至晶粒的下部電子接點。具有第一部分的上部的導體元件以電性地及機械地的連結至晶粒的上部電子接點。一個導線端子具有一個表面部分電性地及機械地連結至該導體元件的第二部分。導線端子的表面部分及/或導體元件的第二部分具有設置於其中的一序列凹槽。封裝材料封裝半導體晶粒、導線架的至少一部分、上部導體元件的至少一部分、以及導線端子的至少一部分。
根據本發明所描述的標的另一態樣,提供形成一種半導體總成的方法。根據該方法,一種導電黏合劑被施加於一個導線架的晶粒墊上。半導體晶粒被定位於晶粒墊上以致於半導體晶粒之下部電極係與導電黏合劑接觸。導電黏合劑被施加於半導體晶粒之上部電極。於導線端子的表面部分形成凹槽圖案。施加導電黏著劑於導線端子的表面部分,其中凹槽已形成於表面部分上。一個導體元件被定位以致於其中的近端部分係與半導體晶粒的上部電極上的導電黏合劑接觸,且其中的遠端部分係與已形成該些凹槽的 導線端子的表面部分上的導電黏合劑接觸。施加熱源以造成在半導體晶粒的上部電極上的導電黏合劑,導線端子的表面部分上的導電黏合劑,以及晶粒墊上的導電黏合劑回焊。封裝材料封裝半導體晶片,導線架的至少一部分,上部導體元件的至少一部分,以及導線端子的至少一部分。
100‧‧‧半導體晶片封裝
110‧‧‧晶粒
115‧‧‧晶粒墊
125‧‧‧導體元件
130‧‧‧接觸表面
135‧‧‧導線端子
140‧‧‧焊接劑
145‧‧‧焊接劑
150‧‧‧焊接劑
155‧‧‧上部表面
165‧‧‧凹槽
170‧‧‧封裝外殼
180‧‧‧焊膏
圖1為一個半導體晶片封裝範例的剖面視圖。
圖2a示出導體元件就位前,晶片的子總成的平面視圖以及圖2b示出導體元件就位且焊接劑已開始回焊後,晶片的子總成。
圖3示出於導體元件就位前且其中一序列的平行凹槽已成形於導電端子的表面以在焊接劑回焊後強化接合強度以及減少夾子位移的晶片子總成的平面視圖。
圖4示出於該導體元件就位前且其中凹槽的柵格圖案已形成於導線端子的表面中以在焊接劑回焊後強化接合強度以及減少夾子位移的另一晶片子總成的平面視圖。
圖5為一流程圖展示了一種形成具有夾子以提供電子連結的半導體總成的方法範例。
提供一種半導體總成,其包括半導體晶粒和導體夾子及提供一種適合高功率應用的總成方式。夾子接合被使用於數種半導體總成中,例如包括,表面結合封裝、功率封 裝、以及橋式整流器封裝。在一個實施例中,總成程序通常包含於其上安裝有半導體晶粒的晶粒墊之間形成第一接點,以及於半導體晶粒及夾子的一個導體元件之間形成第二接點。在該導體元件及導線端子之間形成第三接點,它們共同形成該夾子。形成第三接點的導體元件表面及/或導線端子的表面具有形成於其中的凹槽用以於隨後焊接劑回焊的程序中強化接點的強度以及減少夾子的移動。
在下面的描述中對許多具體的細節闡述以提供對半導體總成、半導體總成形成程序的各種實施例的全面的理解。然而,本領域技術人員可以理解,本發明所描述的總成及程序可以在沒有這些具體細節的情況下被實踐。在其他實施例中,習知結構及功能沒有被示出或具體描述以避免不必要地混淆本發明所描述的這些實施例。
半導體晶片封裝100的一個範例係在圖1的剖面圖中概略地示出。如所示,晶粒或晶片110位於導線架120的晶粒墊115上。舉例來說晶粒110可能係雙端子裝置,像是二極體、暫態電壓抑制器(transient voltage suppressor)或發光二極體。晶粒110利用焊接劑140焊接於晶粒墊115的表面以用於建立於晶粒墊115以及晶粒110下部表面上的電極之間的電性接觸。同樣,晶粒110利用焊接劑145焊接至導體元件125靠近晶粒110的一端的表面。焊接劑145於導體元件125及晶粒110的上部表面上的電極之間建立電性接觸。晶粒110的電極從金屬的暴露區域或者與晶粒110中相對應的半導體裝置結構電性 接觸的其他電子導電材料來形成。
晶粒墊115及導體元件125可能由任何合適的電子導電材料所形成,如銅(Cu),鋁(Al),鎳,鈦(Ti),或基於這些金屬製造的合金。
導體元件125遠離晶粒110的一端具有接觸表面130,其與一個導線端子135的上部表面155電性接觸。焊接劑150被用於建立接觸表面130以及導線端子135的上部表面155之間的接觸。導體元件125以及導線端子135形成一個導體夾子。
封裝外殼170形成於半導體裝置的該些元件地周圍。尤其是,晶粒110、晶粒墊115、導體元件125、焊接劑140、145和150以及導線架120的部分以及導線端子135被封裝或包裹在環氧樹酯或是其他適合該裝置的化合物中。
在總成程序中,藉由放置焊接劑於晶粒110的上部表面以及導線端子135的上部表面兩者上來形成夾子。該導體元件115被放置於焊接劑之上並作為搭起晶粒110以及導線端子135之間的橋樑。在合適地定位之後,總成於爐內被加熱以致使焊接劑回焊,其冷卻後固定導體元件125就定位。
於總成過程中有時候會發生某個問題,該導體元件125的位置於焊接劑回焊後離開其原先被定位的設計位置上。這個問題如圖2a及2b所示。圖2a示出於導體元件就位前,晶片的子總成的平面視圖。如所示,焊膏180已 被施加至晶粒110的上部表面以及導線端子135的上部表面兩者。圖2b示出於該導體元件125就位後且焊接劑已開始回焊的晶片的子總成。在此例中,導體元件125已於X軸方向位移(例如,如圖1所示沿著連結A跟B兩點的線段的方向)距離其回焊前的位置距離d。
如上所示的夾子位移可以造成多種品質問題其可能導致裝置性能的劣化,包含裝置可能無法工作。舉例來說,如裝置的短路或過多的電流洩漏的問題可能產生。
不受限於理論,夾子位移就像是造成圖1之中A跟B點之間的接點的接點強度不平衡。特別是,於A點的近端接點是由該導體元件125、焊接劑145以及晶粒110所形成,假設導體元件125是由銅所形成,由銅層、焊接劑層以及晶片金屬(舉例如金)所構成。另一方面,於B點的遠端接點是由該導體元件125、焊接劑以及導線端子135所形成,假設該導線端子135也是由銅所形成,由銅層、焊接劑層以及銅層所構成。其中形成兩個接點的不同材料導致不同的接點強度。
在習知的晶片總成程序中,夾子位移有時候可以經由調整製程條件來控制。舉例來說,調整使用焊膏的用量及調整焊接劑回焊的溫度分布以減少晶片位移的情況。然而在其他的問題上,這些技術可能隨著時間推移受到不一致性,導致封裝至封裝上的結構差異。
除了調整該些製程參數外,於本發明描述的製程應用了於導體元件125的表面所形成的凹槽及/或遠端接點形 成處的導線端子135。該些凹槽具有各種任何不同的分佈配置以及可能是,舉例來說,V型或U型。另外,該些凹槽可以不同的方式圖案化以及可能形成,以舉例來說,平行線段的圖案、水平或垂直線段的柵格、包含平行線的菱形圖案、不規則或非週期性的圖案等等。該些凹槽可以有效的控制夾架的位移以致於導體元件125維持在其被放置的位置上。
相似於圖2a,圖3示出於導電性元件就位前,晶片的子總成的平面視圖。在此例中,定義平行線段的圖案的凹槽165,形成於導線端子135的表面中,導線端子135形成了遠端接點B。圖4示出了於導體元件被放置於凹槽165定義柵格圖案處前的晶片子總成的平面視圖。
如上所述藉由使用凹槽可達成的減少夾子位移已經以多種總成應用來示範。舉例來說,在已形成許多半導體晶片封裝的一個製程中,在發生的時間在於放置於晶粒之上時與沒有使用凹槽表面既開始回焊後之間的導體元件中的位移被發現其範圍介於2.52密耳(mil)與7.81mil之間。然而當平行的凹槽的圖案形成於導體元件的表面中時,該位移減少至大約-1.19mil到4.21mil之間。同樣地,當使用柵格圖案的凹槽時,該位移減少至大約-1.41mil到3.30mil之間。
圖5為示出了一種用於形成具有夾子以提供電性連接的半導體封裝的方法的一個範例的流程圖。總成程序包含形成導線架以及形成夾子結構,其包含形成凹槽於導線端 子的表面中,其係用以電性地及機械地連結至導體元件,而其又接續地以電性地及機械地連結至半導體晶粒的電極。
在方塊405中,焊接劑被施加於導線架120的晶粒墊115的一個或多個部分。在方塊410中,半導體晶粒110的第一表面被安裝於焊接劑表面之上。第一表面可能為晶粒的底部表面,但是並不被限制在其他的實施例中。底部表面可能是晶粒的陽極或陰極作為適合裝置的方式。下一個方塊415中,焊接劑被施加至晶粒110的第二表面。第二表面可能是晶粒的頂部表面,但是不被限制在其他的實施例中。頂部表面可能是該晶粒的陽極或陰極作為適合裝置的方式。除此之外,在方塊420中,焊接劑被施加至導線端子135的凹槽的頂部表面。導體元件125被安裝於晶粒110及導線端子135上的焊接劑表面。導體元件125可能藉由適合的方式適當地定位或對準於晶粒及導線端子上。在方塊425中,所得的組件被加熱以致使焊接劑進行回焊。當如上所述的半導體總成程序利用焊接劑以連結晶粒及裝置的其他元件時,代替的實施例可能使用其他導電黏合化合物以用於接合晶粒至裝置的其他元件作為適合裝置的方式。
最後,在方塊430中,封裝外殼形成於半導體裝置的元件周圍。形成外殼包括封裝或包裹導電晶粒110、晶粒墊115、導體元件125及包含遠端接點B的導線端子135的一部分在環氧樹酯或是其他適合該裝置的化合物中,並 使用適合該裝置的製程。
可以被理解如空間上地相關術語,像是“上方”,“上部”,“之下”,“下面”,“下部”,和類似物,可能在本文內使用以便於說明以描述圖中所示之一個元件或特徵對另一元件(多個)或特徵(多個特徵)的關係。另可以理解的是,空間相對術語旨在涵蓋除了附圖描述的方位之外,應含該裝置於使用或操作時的不同方位。舉例來說,假設圖中的裝置被翻轉,描述為“下方”或“之下”的元件或特徵隨後將被定位為其它元件或特徵“上方”。因此,“上方”示範性術語可涵蓋既是上方和下方方位。

Claims (21)

  1. 一種半導體總成,包含:半導體晶粒,包含下部電子接點及上部電子接點;導線架,具有利用焊接劑電性地及機械地連結至該晶粒的該下部電子接點的下部晶粒墊;上部導體元件,具有電性地及機械地的連結至該晶粒的該上部電子接點的第一部分;導線端子,具有電性地及機械地連結至該導體元件的第二部分的表面部分,該導線端子的該表面部分及/或該導體元件的該第二部分具有設置於其中的一序列凹槽,該些凹槽係配置成防止該上部導體元件在焊接劑回焊期間相對於該導線端子的位移;以及封裝材料,其封裝該半導體晶粒、該導線架的至少一部分、該上部導體元件的至少一部分、以及該導線端子的至少一部分。
  2. 如申請專利範圍第1項所述的半導體總成,其中該序列凹槽是被設置在該導線端子的該表面部分中。
  3. 如申請專利範圍第1項所述的半導體總成,其中該序列凹槽是被設置在該導體元件的該第二部分中。
  4. 如申請專利範圍第1項所述的半導體總成,其中該些凹槽具有V型輪廓。
  5. 如申請專利範圍第1項所述的半導體總成,其中該序列凹槽定義平行線條組成的圖案。
  6. 如申請專利範圍第1項所述的半導體總成,其中該序列凹槽定義柵格圖案。
  7. 如申請專利範圍第1項所述的半導體總成,更包含第一導電黏合化合物以電性地和機械地連結該導線端子的該表面部分至該導體元件的該第二部分。
  8. 如申請專利範圍第7項所述的半導體總成,更包含第二導電黏合化合物以電性地和機械地連結該導體元件的該第一部分至該晶粒的該上部電子接點。
  9. 如申請專利範圍第8項所述的半導體總成,其中該第一及該第二導電黏合化合物包含焊接劑。
  10. 如申請專利範圍第1項所述的半導體總成,其中該半導體晶粒係二極體。
  11. 如申請專利範圍第1項所述的半導體總成,其中該半導體晶粒係暫態電壓抑制器。
  12. 如申請專利範圍第1項所述的半導體總成,其中該半導體晶粒係發光二極體。
  13. 一種形成半導體總成的方法,包含:施加焊接劑於導線架的晶粒墊;定位半導體晶粒於該晶粒墊上以致於該半導體晶粒之下部電極與該焊接劑接觸;施加焊接劑於該半導體晶粒之上部電極;於導線端子的表面部分中形成凹槽的圖案;施加焊接劑於該導線端子的已形成該些凹槽的該表面部分;定位導體元件以致於其中的近端部分係與該半導體晶粒的該上部電極上的該焊接劑接觸且其中的遠端部分係與已形成該些凹槽的該導線端子的該表面部分上的該焊接劑接觸,該些凹槽係配置成防止該上部導體元件在焊接劑回焊期間相對於該導線端子的位移;施加熱源以造成該半導體晶粒的該上部電極上、該導線端子的該表面部分上、以及該晶粒墊上的該焊接劑回焊;以及封裝該半導體晶片、該導線架的至少一部分、該上部導體元件的至少一部分、以及該導線端子的至少一部分於封裝材料中。
  14. 如申請專利範圍第13項所述形成半導體總成的方法,其中該序列凹槽是形成於該導線端子的該表面部分中。
  15. 如申請專利範圍第13項所述形成半導體總成的方法,其中該序列凹槽是形成於該導體元件的該第二部分中。
  16. 如申請專利範圍第13項所述形成半導體總成的方法,其中該些凹槽具有V型輪廓。
  17. 如申請專利範圍第13項所述形成半導體總成的方法,其中該序列凹槽定義平行線條組成的圖案。
  18. 如申請專利範圍第13項所述形成半導體總成的方法,其中該序列凹槽定義柵格圖案。
  19. 一種形成半導體總成的方法,包含:施加一種導電黏合劑至導線架的晶粒墊;定位半導體晶粒於該晶粒墊上以致於該半導體晶粒之下部電極與該導電黏合劑接觸;施加導電黏合劑至該半導體晶粒之上部電極;於導線端子的表面部分中形成凹槽的圖案;施加導電黏合劑於已形成該些凹槽的該導線端子的該表面部分;定位導體元件以致於其中的近端部分係與該半導體晶粒的該上部電極上的該導電黏合劑接觸,且其中的遠端部分係與已形成該些凹槽的該導線端子的該表面部分上的該導電黏合劑接觸,該些凹槽係配置成防止該上部導體元件在焊接劑回焊期間相對於該導線端子的位移;施加熱源以造成在該半導體晶粒的該上部電極上、該導線端子的該表面部分上、以及該晶粒墊上的導電黏合劑回焊;以及封裝該半導體晶片、該導線架的至少一部分、該上部導體元件的至少一部分、以及該導線端子的至少一部分於封裝材料中。
  20. 如申請專利範圍第19項所述形成半導體總成的方法,其中該些凹槽圖案包含一序列的平行凹槽。
  21. 如申請專利範圍第19項所述形成半導體總成的方法,其中該些凹槽圖案包含柵格圖案。
TW104137340A 2015-06-10 2015-11-12 具有用於安裝半導體晶粒減少夾子移動之導體夾子的導線架 TWI680518B (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US14/735,229 US10163762B2 (en) 2015-06-10 2015-06-10 Lead frame with conductive clip for mounting a semiconductor die with reduced clip shifting
US14/735,229 2015-06-10

Publications (2)

Publication Number Publication Date
TW201643974A TW201643974A (zh) 2016-12-16
TWI680518B true TWI680518B (zh) 2019-12-21

Family

ID=57504789

Family Applications (1)

Application Number Title Priority Date Filing Date
TW104137340A TWI680518B (zh) 2015-06-10 2015-11-12 具有用於安裝半導體晶粒減少夾子移動之導體夾子的導線架

Country Status (7)

Country Link
US (1) US10163762B2 (zh)
EP (1) EP3308396A4 (zh)
JP (1) JP2018517302A (zh)
KR (1) KR20180008877A (zh)
CN (1) CN107710402A (zh)
TW (1) TWI680518B (zh)
WO (1) WO2016200534A1 (zh)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP3503179A1 (en) * 2017-12-20 2019-06-26 Nexperia B.V. Electronic device
US10964628B2 (en) * 2019-02-21 2021-03-30 Infineon Technologies Ag Clip frame assembly, semiconductor package having a lead frame and a clip frame, and method of manufacture
US11515244B2 (en) * 2019-02-21 2022-11-29 Infineon Technologies Ag Clip frame assembly, semiconductor package having a lead frame and a clip frame, and method of manufacture
US11069600B2 (en) * 2019-05-24 2021-07-20 Infineon Technologies Ag Semiconductor package with space efficient lead and die pad design
EP3996129A1 (en) * 2020-11-04 2022-05-11 Nexperia B.V. A semiconductor device and a method of manufacturing a semiconductor device

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030075785A1 (en) * 1999-12-01 2003-04-24 Amkor Technology, Inc. Packaging high power integrated circuit devices
US20100109147A1 (en) * 2008-11-06 2010-05-06 Tracy Autry Less expensive high power plastic surface mount package
US20150097195A1 (en) * 2013-10-07 2015-04-09 Toyoda Gosei Co., Ltd. Light Emitting Device

Family Cites Families (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3706915A (en) * 1970-03-09 1972-12-19 Gen Electric Semiconductor device with low impedance bond
US4935803A (en) * 1988-09-09 1990-06-19 Motorola, Inc. Self-centering electrode for power devices
JPH10180478A (ja) * 1996-12-25 1998-07-07 Miyota Co Ltd 溶接方法及び表面実装型部品
JP2000260788A (ja) * 1999-03-12 2000-09-22 Sharp Corp 半導体装置
JP2001210775A (ja) * 2000-01-27 2001-08-03 Sony Corp リードフレーム、電子部品パッケージ、及びそれらの作製方法
JP3563387B2 (ja) * 2001-01-23 2004-09-08 Necエレクトロニクス株式会社 半導体装置用導電性硬化樹脂及び半導体装置
US7683464B2 (en) * 2005-09-13 2010-03-23 Alpha And Omega Semiconductor Incorporated Semiconductor package having dimpled plate interconnections
JP2008140788A (ja) * 2006-11-29 2008-06-19 Sanken Electric Co Ltd 半導体装置
JP5090088B2 (ja) * 2007-07-05 2012-12-05 ルネサスエレクトロニクス株式会社 半導体装置およびその製造方法
US7902657B2 (en) 2007-08-28 2011-03-08 Fairchild Semiconductor Corporation Self locking and aligning clip structure for semiconductor die package
US7972906B2 (en) 2008-03-07 2011-07-05 Fairchild Semiconductor Corporation Semiconductor die package including exposed connections
CN201466961U (zh) * 2009-06-10 2010-05-12 常州银河电器有限公司 一种整流器
US8564110B2 (en) * 2009-10-27 2013-10-22 Alpha & Omega Semiconductor, Inc. Power device with bottom source electrode
JP5556278B2 (ja) * 2010-03-18 2014-07-23 パナソニック株式会社 絶縁放熱基板およびその製造方法
US8513784B2 (en) * 2010-03-18 2013-08-20 Alpha & Omega Semiconductor Incorporated Multi-layer lead frame package and method of fabrication
JP5542627B2 (ja) * 2010-11-11 2014-07-09 新電元工業株式会社 接続板、接合構造及び半導体装置
US8883567B2 (en) * 2012-03-27 2014-11-11 Texas Instruments Incorporated Process of making a stacked semiconductor package having a clip
JP6161251B2 (ja) 2012-10-17 2017-07-12 ルネサスエレクトロニクス株式会社 半導体装置およびその製造方法
US9041188B2 (en) * 2012-11-10 2015-05-26 Vishay General Semiconductor Llc Axial semiconductor package
CN103187383A (zh) * 2013-02-26 2013-07-03 山东迪一电子科技有限公司 一种肖特基二极管的封装结构
US9589929B2 (en) 2013-03-14 2017-03-07 Vishay-Siliconix Method for fabricating stack die package

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030075785A1 (en) * 1999-12-01 2003-04-24 Amkor Technology, Inc. Packaging high power integrated circuit devices
US20100109147A1 (en) * 2008-11-06 2010-05-06 Tracy Autry Less expensive high power plastic surface mount package
US20150097195A1 (en) * 2013-10-07 2015-04-09 Toyoda Gosei Co., Ltd. Light Emitting Device

Also Published As

Publication number Publication date
KR20180008877A (ko) 2018-01-24
WO2016200534A1 (en) 2016-12-15
US10163762B2 (en) 2018-12-25
US20160365305A1 (en) 2016-12-15
JP2018517302A (ja) 2018-06-28
EP3308396A1 (en) 2018-04-18
CN107710402A (zh) 2018-02-16
TW201643974A (zh) 2016-12-16
EP3308396A4 (en) 2019-02-06

Similar Documents

Publication Publication Date Title
TWI680518B (zh) 具有用於安裝半導體晶粒減少夾子移動之導體夾子的導線架
US9418916B2 (en) Semiconductor device
US9029995B2 (en) Semiconductor device and method of manufacturing the same
JP2009064852A (ja) 半導体装置及び半導体装置の製造方法
JP6206494B2 (ja) 半導体装置
JP5525024B2 (ja) 半導体装置及び半導体装置の製造方法
US20120241934A1 (en) Semiconductor apparatus and method for manufacturing the same
JP2013539919A (ja) 半導体モジュールおよび半導体モジュールを製造する方法
US20150262917A1 (en) Semiconductor device and method of manufacturing the same
JP2015056638A (ja) 半導体装置およびその製造方法
US9666557B2 (en) Small footprint semiconductor package
JP6054345B2 (ja) 半導体装置及び半導体装置の製造方法
JP5826234B2 (ja) 半導体装置及び半導体装置の製造方法
JP5579148B2 (ja) 電力用半導体装置
JP6366806B1 (ja) 電力用半導体装置
JP2014003258A (ja) 半導体装置およびその製造方法
JP6379799B2 (ja) 半導体装置
JP5734493B2 (ja) 電力用半導体装置
JP2016009819A (ja) パワー半導体モジュールおよびその製造方法
JP2020178032A (ja) パワー半導体モジュール
JP2015037150A (ja) 半導体装置及びその製造方法
JP2016081966A (ja) 半導体装置