TWI609415B - 半導體裝置電極的製造方法 - Google Patents

半導體裝置電極的製造方法 Download PDF

Info

Publication number
TWI609415B
TWI609415B TW105119284A TW105119284A TWI609415B TW I609415 B TWI609415 B TW I609415B TW 105119284 A TW105119284 A TW 105119284A TW 105119284 A TW105119284 A TW 105119284A TW I609415 B TWI609415 B TW I609415B
Authority
TW
Taiwan
Prior art keywords
film
metal
electrode
telluride
semiconductor device
Prior art date
Application number
TW105119284A
Other languages
English (en)
Other versions
TW201705234A (zh
Inventor
大見俊一郎
政広泰
Original Assignee
國立大學法人東京工業大學
田中貴金屬工業股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 國立大學法人東京工業大學, 田中貴金屬工業股份有限公司 filed Critical 國立大學法人東京工業大學
Publication of TW201705234A publication Critical patent/TW201705234A/zh
Application granted granted Critical
Publication of TWI609415B publication Critical patent/TWI609415B/zh

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/283Deposition of conductive or insulating materials for electrodes conducting electric current
    • H01L21/285Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
    • H01L21/28506Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
    • H01L21/28512Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table
    • H01L21/28518Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table the conductive layers comprising silicides
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C14/00Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material
    • C23C14/0021Reactive sputtering or evaporation
    • C23C14/0036Reactive sputtering
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C14/00Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material
    • C23C14/06Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material characterised by the coating material
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C14/00Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material
    • C23C14/06Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material characterised by the coating material
    • C23C14/0641Nitrides
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C14/00Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material
    • C23C14/06Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material characterised by the coating material
    • C23C14/14Metallic material, boron or silicon
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C14/00Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material
    • C23C14/06Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material characterised by the coating material
    • C23C14/14Metallic material, boron or silicon
    • C23C14/16Metallic material, boron or silicon on metallic substrates or on substrates of boron or silicon
    • C23C14/165Metallic material, boron or silicon on metallic substrates or on substrates of boron or silicon by cathodic sputtering
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C14/00Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material
    • C23C14/58After-treatment
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C14/00Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material
    • C23C14/58After-treatment
    • C23C14/5873Removal of material
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02109Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02172Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides
    • H01L21/02175Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal
    • H01L21/02181Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal the material containing hafnium, e.g. HfO2
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/283Deposition of conductive or insulating materials for electrodes conducting electric current
    • H01L21/285Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
    • H01L21/28506Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
    • H01L21/28512Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table
    • H01L21/2855Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table by physical means, e.g. sputtering, evaporation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/324Thermal treatment for modifying the properties of semiconductor bodies, e.g. annealing, sintering
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76886Modifying permanently or temporarily the pattern or the conductivity of conductive members, e.g. formation of alloys, reduction of contact resistances
    • H01L21/76889Modifying permanently or temporarily the pattern or the conductivity of conductive members, e.g. formation of alloys, reduction of contact resistances by forming silicides of refractory metals
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/401Multistep manufacturing processes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/417Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
    • H01L29/41725Source or drain electrodes for field effect devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/45Ohmic electrodes
    • H01L29/456Ohmic electrodes on silicon

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Materials Engineering (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Mechanical Engineering (AREA)
  • Metallurgy (AREA)
  • Organic Chemistry (AREA)
  • Manufacturing & Machinery (AREA)
  • Ceramic Engineering (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Physical Vapour Deposition (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)

Description

半導體裝置電極的製造方法
本發明係關於一種用於在金氧半場效電晶體(MOSFET)等半導體裝置中,製造矽化物電極的方法。
金氧半場效電晶體等半導體裝置中,在矽基板上形成閘極電極與源極/汲極區域,然後為了形成金屬/半導體接合而在前述源極/汲極區域形成矽化物電極。矽化物電極之製造係在基板上以濺鍍法等蒸鍍金屬薄膜後,進行熱處理,使矽擴散於金屬薄膜並矽化而形成。關於矽化物電極之構成,過去一般習知有矽化鈦(TiSi2)及矽化鈷(CoSi2)。再者,為了因應裝置的微細化、薄型化,而使用矽化鎳(NiSi),作為在源極/汲極區域之接合深度可極淺化而矽消耗量少的矽化物。進一步也期待在矽化時之熱處理中不致發生相轉移的矽化鉑(PtSi)。
如上述,在製造矽化物電極時,需要形成鎳等矽化金屬薄膜,並加以熱處理。雖然該熱處理溫度依金屬而定,不過大致為300℃以上至600℃程度。因而,在熱處理過程,隨著矽化的進行,有可能該金屬因氧化而形成絕緣膜。再者,起因於該金屬氧化,也可能導致矽化物電極之表面形態惡化,而有使電阻上昇的疑慮。
為了抑制製造矽化物電極時形成絕緣膜及矽化物膜的形態 惡化,過去曾提出在熱處理前,於矽化金屬(第一金屬)之薄膜上形成其他金屬(第二金屬)的化合物膜,來抑制第一金屬氧化的方法(以下,有時將該第二金屬之化合物膜稱為覆蓋層(Cap層))。具備作為覆蓋層的有效性金屬化合物,迄今報告有氮化鈦(TiN)、碳化鈦(TiC)等。
【先前技術文獻】 【專利文獻】
[專利文獻1]日本特開平7-38104號公報
[專利文獻2]日本特開平9-153616號公報
近年來在半導體裝置的設計上,因應微細化、薄型化的要求更高,矽化物電極也需要跟隨該趨勢。因而,謀求減低第一金屬之膜厚及縮小接觸區域,不過在此種情況下,為了達到矽化物電極之低電阻化及平坦化,還需要提高覆蓋層之能障能力。
本發明係在上述背景下形成者,關於在矽基板上形成矽化物電極之方法,提供一種可更有效抑制矽化時所形成之第一金屬薄膜因氧化而形成絕緣膜、及表面形態的變化。
本發明人為了解決上述問題,就用於保護第一金屬之覆蓋層的構成材料進行檢討。結果發現鉿(Hf)作為第二金屬特別有效,因而想到本發明。
亦即,本發明之半導體裝置電極的製造方法,其特徵為包含 以下工序:在包含矽(Si)之基板上形成由第一金屬構成的第一薄膜;在前述第一薄膜上形成由第二金屬化合物構成之第二薄膜;及藉由熱處理而形成由第一金屬之矽化物構成的電極;其中前述第二金屬採用鉿(Hf)。以下說明本發明之半導體裝置電極的製造方法。
用於製造矽化物電極之第一金屬的薄膜形成於基板之矽部分上。假設應用矽化物電極之金氧半場效電晶體通常係使用矽基板作為裝置的基板,且為了形成源極/汲極,會在對應之區域摻雜摻雜劑形成擴散層。第一薄膜形成於該源極/汲極區域之上。擴散層之形成方法以以往的一般方法形成。再者,在形成源極/汲極區域之同時形成的閘極電極亦按照以往技術而形成。
構成矽化物電極之第一金屬宜為鈦(Ti)、鈷(Co)、鎳(Ni)、鉑(Pt)之任何一種或其組合之合金。如上所述之金屬,係考慮謀求矽化鈦或矽化鈷之通用性、為了謀求接合深度之極淺化的矽化鎳特性、及矽化鉑的良好耐熱性。再者,鉑與鉿之合金(PtHf)矽化物對於構成基板之矽(n-Si或p-Si)亦具有中間隙(midgap)相近的功函數,故,從可降低能障高度的觀點而言係有用的矽化物電極。
關於第一薄膜之膜厚係藉由對裝置要求之接合深度等來決定,且與本發明主要目的之抑制第一金屬氧化無關。因而,第一薄膜之膜厚在本申請案中不予限制。
第一金屬之薄膜形成方法並無特別限定,可採用濺鍍法及真空蒸鍍法等物理性方法、或化學氣相蒸鍍法(CVD法)等化學性方法,不過宜採用濺鍍法。就形成薄膜時之濺鍍形式並無特別限制,可以磁控濺鍍、 離子束濺鍍、電子迴旋共振(ECR)濺鍍、鏡控(Mirrortron)濺鍍、高頻(RF)濺鍍、直流(DC)濺鍍等形成薄膜。
而後,形成第一薄膜後,在其上形成第二金屬之化合物薄膜。本發明係採用鉿作為該第二金屬。本發明人認為鉿在形成化合物時,比較容易發現並維持非晶質相,具有即使受熱也不易因結晶化而產生構造變化的特性。因而,與過去用作覆蓋層之氮化鈦等比較時,鉿化合物耐熱性高,對第一薄膜之能障性能優異。
而後,鉿化合物之具體例可採用氮化鉿、鎢化鉿、硼化鉿等。此等鉿化合物中,更宜為非晶質相之發現性高且可形成耐熱性佳之膜的氮化鉿。再者,氮化鉿還具有蝕刻性亦佳,且可簡化矽化後之除去工序的優點。
該鉿化合物薄膜之厚度宜在10nm以上,20nm以下,此為耐氧化性高,且不易結晶化之膜厚。
就鉿化合物薄膜之形成方法,亦與第一薄膜同樣地並無特別限制,不過宜採用濺鍍法。由於形成氮化物膜,因此採用反應性濺鍍。
形成第二薄膜之鉿化合物薄膜後,藉由熱處理(退火)將第一金屬矽化。該熱處理宜在400℃以上、600℃以下進行。此為可降低電阻率之熱處理溫度。熱處理環境宜為非氧化性環境(真空環境、不活潑氣體環境、還原環境)。再者,宜使用高速熱處理裝置進行熱處理。
退火後,宜包含除去第二薄膜之工序。由於第二薄膜之鉿化合物薄膜係為了在藉由退火而矽化時能障第一金屬者,因此退火完成後即完成其任務。鉿化合物薄膜宜藉由濕式蝕刻除去。適合之蝕刻液如有稀氟 酸、緩衝氟酸等。
再者,除去鉿化合物薄膜之同時還宜除去退火後未矽化而未反應的第一金屬。該未反應之第一金屬亦藉由蝕刻除去,不過蝕刻液依第一金屬之種類作選擇,如有稀氟酸、王水、硫酸等。
藉由以上工序,在基板上形成第一金屬之矽化物電極。在製造半導體裝置時,爾後的工序按照過去製程。
本發明在製造半導體裝置之矽化物電極時,係將抑制矽化之第一金屬薄膜氧化的第二金屬化合物(覆蓋層)之構成材料最佳化者。本發明採用之鉿化合物具有比過去技術優異之能障性能,亦可因應微細化、薄膜化之矽化物膜的製造。
第一圖係說明第一種實施形態中用於評估試驗之試劑的製造工序圖。
第二圖係第一種實施形態所製造之矽化物(PtSi)電極的表面形態照片。
第三圖係說明第二種實施形態所製造之CBKR構造的製造工序圖。
以下,說明本發明之實施形態。
第一種實施形態:本實施形態之預備性試驗,為了在矽基板上形成矽化鉑而使鉑成膜以作為第一金屬,檢討於其上形成與不形成氮化鉿薄膜的情況下,退火後之矽化物電極的表面形態。
第一圖顯示本實施形態之比較試驗的工序。本實施形態係準備矽基板(p-矽(100)),洗淨後以濺鍍法形成10nm之鉑薄膜。
而後,本實施形態係在鉑薄膜上形成氮化鉿薄膜。氮化鉿薄膜使用鉿標的,並在氪(kr)/氮(N2)之成膜環境下以反應性濺鍍成膜(膜厚20nm)。比較例則是不形成該氮化鉿薄膜而進行矽化。
其次,藉由熱處理進行矽化。矽化條件之處理溫度為450℃,處理環境為氮氣氣體中,處理時間為30分鐘。
形成矽化鉑後,藉由蝕刻除去氮化鉿膜及未反應之鉑作為裝置。首先,以烯氟酸(1%)除去氮化鉿後,藉由稀釋王水(HCl:HNO3:H2O=3:2:1,溫度40℃)除去未反應鉑。然後以750℃在處理環境氮氣氣體中進行30秒鐘的熱處理。
就如以上形成了矽化膜之矽基板,以掃瞄式電子顯微鏡(SEM)觀察矽化膜之表面形態。第二圖係顯示該觀察結果之照片。從第二圖瞭解不採用由氮化鉿構成之覆蓋層的比較例之矽化膜,表面形成有凹凸,判定為形態不佳。另外,本實施形態之矽化膜中並未看到此種不佳的形態。可確認用於矽化之退火時,氮化鉿薄膜有效發揮能障效果。
就此等矽化合金膜,藉由AFM(原子間力顯微鏡)測定平方平均表面粗度(RMS)時(掃瞄幅度3μm),採用覆蓋層之本實施形態的矽化鉑合金膜的RMS係2.26nm。而不採用覆蓋層之比較例的矽化鉑膜的RMS係3.12nm。
第二種實施形態:以下就氮化鉿薄膜之有效性,為了重現及評估實際對半導體裝置元件製造工序的效果,評估藉由交叉電橋開爾文電 阻法(cross-bridge Kelvin resistance:以下稱CBKR)之4端子開爾文測試構造中的接觸電阻(界面接觸電阻)。第三圖係概略說明採用氮化鉿薄膜且用於形成CBKR構造之工序者。另外,該評估試驗亦檢討形成CBKR構造後,進行成形氣體(N2/4.9%H2)之退火(Forming Gas Anneal:FGA)時的界面電阻變化。表1顯示藉由BKR法測定矽化物電極與鋁電極之界面電阻的結果。
從表1可確認,作為製造矽化物電極時之覆蓋層而採用氮化鉿薄膜可降低接觸電阻。再者,也與FGA有關,不過,原本FGA係改善鋁與矽化物電極之電性接觸使界面電阻良好的操作。可確認採用由氮化鉿薄膜構成之覆蓋層可維持FGA之作用,藉由兩者可大幅降低接觸電阻。
【產業上之可利用性】
採用本發明製造矽化物電極時,可製造比過去更高品質者。本發明適合作為金氧半場效電晶體等各種半導體裝置中之矽化物電極的製程。

Claims (2)

  1. 一種半導體裝置電極的製造方法,其特徵為包含以下工序:在包含矽(Si)之基板上形成由第一金屬構成的第一薄膜;在前述第一薄膜上形成由第二金屬化合物構成之第二薄膜;藉由熱處理而形成由第一金屬之矽化物構成的電極;及該熱處理後除去該第二薄膜;其中前述第二金屬採用鉿(Hf),該第二金屬之化合物係氮化鉿(HfN)、鎢化鉿(HfW)、或硼化鉿(HfB)。
  2. 如申請專利範圍第1項之半導體裝置電極的製造方法,其中該第一金屬係鈦(Ti)、鈷(Co)、鎳(Ni)、鉑(Pt)之任何一種或其組合之合金。
TW105119284A 2015-06-26 2016-06-20 半導體裝置電極的製造方法 TWI609415B (zh)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2015128775A JP6086550B2 (ja) 2015-06-26 2015-06-26 半導体デバイス電極の製造方法

Publications (2)

Publication Number Publication Date
TW201705234A TW201705234A (zh) 2017-02-01
TWI609415B true TWI609415B (zh) 2017-12-21

Family

ID=57585756

Family Applications (1)

Application Number Title Priority Date Filing Date
TW105119284A TWI609415B (zh) 2015-06-26 2016-06-20 半導體裝置電極的製造方法

Country Status (5)

Country Link
US (1) US20180174850A1 (zh)
JP (1) JP6086550B2 (zh)
KR (1) KR20180002837A (zh)
TW (1) TWI609415B (zh)
WO (1) WO2016208553A1 (zh)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0738104A (ja) * 1993-07-22 1995-02-07 Toshiba Corp 半導体装置の製造方法
JP2009277961A (ja) * 2008-05-16 2009-11-26 Renesas Technology Corp Cmisトランジスタの製造方法

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3998621B2 (ja) * 2003-09-29 2007-10-31 株式会社東芝 半導体装置及びその製造方法
DE102005000084A1 (de) * 2005-07-04 2007-01-18 Hilti Ag Verstellvorrichtung zur Drehrichtungsumkehr
JP5769160B2 (ja) * 2008-10-30 2015-08-26 国立大学法人東北大学 コンタクト形成方法、半導体装置の製造方法、および半導体装置
JP2011146622A (ja) * 2010-01-18 2011-07-28 Mitsubishi Electric Corp 炭化珪素半導体装置の製造方法

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0738104A (ja) * 1993-07-22 1995-02-07 Toshiba Corp 半導体装置の製造方法
JP2009277961A (ja) * 2008-05-16 2009-11-26 Renesas Technology Corp Cmisトランジスタの製造方法

Also Published As

Publication number Publication date
KR20180002837A (ko) 2018-01-08
TW201705234A (zh) 2017-02-01
JP2017017050A (ja) 2017-01-19
US20180174850A1 (en) 2018-06-21
WO2016208553A1 (ja) 2016-12-29
JP6086550B2 (ja) 2017-03-01

Similar Documents

Publication Publication Date Title
US8753943B2 (en) Replacement metal gate transistors with reduced gate oxide leakage
JP4222541B2 (ja) ニッケルシリサイドの作製方法および半導体集積デバイス
TWI605145B (zh) 用以在使用金屬氯化物前驅體之含鍺膜上沉積金屬層的方法
US8580686B1 (en) Silicidation and/or germanidation on SiGe or Ge by cosputtering Ni and Ge and using an intralayer for thermal stability
TW201005906A (en) Semiconductor device and method for fabricating semiconductor device
JP2005167249A (ja) 熱的安定性に優れるシリサイド膜の形成方法、その方法で形成されたシリサイド膜を備える半導体素子と半導体メモリ素子およびそれらの素子の製造方法
US7344978B2 (en) Fabrication method of semiconductor device
JP2005340721A (ja) 高誘電率誘電体膜を堆積する方法
KR100679224B1 (ko) 반도체 소자 및 그 제조방법
US8455960B2 (en) High performance HKMG stack for gate first integration
TWI609415B (zh) 半導體裝置電極的製造方法
JP3646718B2 (ja) 半導体装置の製造方法
WO2012027987A1 (zh) 锗基器件表面处理方法
JP6455847B2 (ja) 半導体デバイス電極用のシリサイド合金膜及びシリサイド合金膜の製造方法
Hussain et al. Metal wet etch issues and effects in dual metal gate stack integration
JP6846834B2 (ja) Mis型半導体装置およびその製造方法、並びにその製造に用いるスパッタリングターゲット
US9412861B2 (en) Semiconductor device having structure capable of suppressing oxygen diffusion and method of manufacturing the same
TW410389B (en) Manufacture of semiconductor device
TW466693B (en) Manufacture method of metal salicide
TWI222141B (en) Semiconductor devices having a metal silicide bi-layer and the method for fabricating the same
JP2023162153A (ja) 多成分の金属膜、その製造方法及びトランジスタのゲート構造
Li et al. Fabrication Technique for pMOSFET poly-Si/TaN/TiN/HfSiAlON Gate Stack
KR100511899B1 (ko) 반도체 소자의 게이트 형성방법
JP2009079301A (ja) 反応性スパッタリング装置
KR20000040109A (ko) 반도체 소자의 제조방법