TWI397147B - Installation device and installation method of semiconductor wafer - Google Patents

Installation device and installation method of semiconductor wafer Download PDF

Info

Publication number
TWI397147B
TWI397147B TW096133791A TW96133791A TWI397147B TW I397147 B TWI397147 B TW I397147B TW 096133791 A TW096133791 A TW 096133791A TW 96133791 A TW96133791 A TW 96133791A TW I397147 B TWI397147 B TW I397147B
Authority
TW
Taiwan
Prior art keywords
semiconductor wafer
alignment mark
mounting
wafer
substrate
Prior art date
Application number
TW096133791A
Other languages
Chinese (zh)
Other versions
TW200822275A (en
Inventor
Yoshiyuki Arai
Koji Nishimura
Kenji Hamakawa
Original Assignee
Toray Eng Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toray Eng Co Ltd filed Critical Toray Eng Co Ltd
Publication of TW200822275A publication Critical patent/TW200822275A/en
Application granted granted Critical
Publication of TWI397147B publication Critical patent/TWI397147B/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/60Attaching or detaching leads or other conductive members, to be used for carrying current to or from the device in operation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/544Marks applied to semiconductor devices or parts, e.g. registration marks, alignment structures, wafer maps
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/74Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies
    • H01L24/75Apparatus for connecting with bump connectors or layer connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2223/00Details relating to semiconductor or other solid state devices covered by the group H01L23/00
    • H01L2223/544Marks applied to semiconductor devices or parts
    • H01L2223/54426Marks applied to semiconductor devices or parts for alignment
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2223/00Details relating to semiconductor or other solid state devices covered by the group H01L23/00
    • H01L2223/544Marks applied to semiconductor devices or parts
    • H01L2223/54473Marks applied to semiconductor devices or parts for use after dicing
    • H01L2223/5448Located on chip prior to dicing and remaining on chip after dicing
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/75Apparatus for connecting with bump connectors or layer connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8112Aligning
    • H01L2224/81121Active alignment, i.e. by apparatus steering, e.g. optical alignment using marks or sensors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/818Bonding techniques
    • H01L2224/81801Soldering or alloying
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01005Boron [B]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01006Carbon [C]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01033Arsenic [As]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01076Osmium [Os]

Description

半導體晶片之安裝裝置及安裝方法 Semiconductor wafer mounting device and mounting method

本發明係關於安裝半導體晶片(semiconductor chip)於基板(substrate)之安裝裝置及安裝方法。 The present invention relates to a mounting device and a mounting method for mounting a semiconductor chip on a substrate.

一般,在安裝半導體晶片於基板之安裝裝置中,透過配設於半導體晶片與基板之間的攝影手段拍攝所供給的半導體晶片(以下僅稱為晶片)與基板,根據得到的影像進行對準(alignment)後,半導體晶片被安裝於基板。具體上,在形成有電路的半導體晶片的電路形成面附帶有對準標記(alignment mark),根據此等對準標記的影像進行對準後,半導體晶片被安裝於基板。 Generally, in a mounting apparatus for mounting a semiconductor wafer on a substrate, a supplied semiconductor wafer (hereinafter simply referred to as a wafer) and a substrate are imaged by an imaging means disposed between the semiconductor wafer and the substrate, and aligned according to the obtained image ( After alignment, the semiconductor wafer is mounted on the substrate. Specifically, an alignment mark is attached to the circuit formation surface of the semiconductor wafer on which the circuit is formed, and the semiconductor wafer is mounted on the substrate after the alignment of the alignment marks.

此處,安裝基板有:半導體晶片在其電路形成面朝上側的狀態(面朝上(face up)狀態)下被安裝的安裝基板(面朝上安裝基板),與在電路形成面朝下側(基板側)的狀態(面朝下(face down)狀態)下被安裝的安裝基板(面朝下安裝基板)。 Here, the mounting substrate includes a mounting substrate (surface-up mounting substrate) in which the semiconductor wafer is mounted on the upper side of the circuit forming surface (face-up state), and the circuit forming surface faces downward. Mounting substrate (surface-down mounting substrate) mounted under the state of the (substrate side) (face down state).

例如生產面朝下安裝基板的情形,因在安裝前於半導體晶片的對準標記朝下側的狀態下被保持,故可根據該對準標記進行對準。而且,生產面朝上安裝基板的情形,因在安裝前於半導體晶片的對準標記朝上側的狀態下被保持,故無法目視確認對準標記,無法根據該對準標記進行對準。 For example, in the case where the substrate is mounted face down, since the alignment mark of the semiconductor wafer is held downward before mounting, alignment can be performed according to the alignment mark. Further, in the case where the substrate is mounted face up, since the alignment mark of the semiconductor wafer is held upward before mounting, the alignment mark cannot be visually confirmed, and alignment cannot be performed based on the alignment mark.

如此,由於生產的安裝基板的型(type),使得半導體晶片的對準標記無法表裏反轉而目視確認,故習知的安裝裝置係僅生產面朝上安裝基板或面朝下安裝基板之任一種而構成。而且另一方面,也被考慮當無法直接目視確認對準標記時,例如如專利文獻1般使用X線攝影裝置或紅外線顯微鏡等辨識(recognize)對準標記的方法。 Thus, since the type of the mounting substrate to be produced is such that the alignment mark of the semiconductor wafer cannot be visually confirmed by inversion of the surface, the conventional mounting device only produces the face-up mounting substrate or the face-down mounting substrate. One is composed. On the other hand, when it is not possible to directly visually confirm the alignment mark, for example, a method of recognizing an alignment mark using an X-ray imaging apparatus or an infrared microscope is used as in Patent Document 1.

[專利文獻1]日本國特開平11-183406號公報 [Patent Document 1] Japanese Patent Laid-Open No. Hei 11-183406

近年以來,例如如晶片埋入基板般將半導體晶片埋入基板之型的薄型的基板被開發,針對這種晶片埋入基板也被要求面朝上安裝型與面朝下安裝型。但是,為了各自準備對應面朝上、面朝下的態樣之安裝裝置,有無法確保成本面、裝置的設置空間此一問題。因此,需依照生產的安裝基板的型變更安裝裝置的裝置構成而使用,惟這種設備變更對於變更作業及調節作業很費事,其結果變成使生產成本惡化的主要原因。 In recent years, for example, a thin substrate in which a semiconductor wafer is buried in a substrate such as a wafer embedded in a substrate has been developed, and a substrate-embedded substrate and a face-down mounting type are also required for such a substrate. However, in order to prepare the mounting device corresponding to the face up and face down, there is a problem that the installation space of the cost surface and the device cannot be secured. Therefore, it is necessary to change the device configuration of the mounting device in accordance with the type of the mounting substrate to be produced. However, such a device change is troublesome for the change operation and the adjustment work, and as a result, the production cost is deteriorated.

而且,如上述專利文獻1般使用X線攝影裝置或紅外線顯微鏡等的情形,有裝置的構成變的複雜,並且對準標記的辨識需要時間,作業時間(tact time)變長此一問題。 Further, in the case of using an X-ray imaging apparatus or an infrared microscope as in the above-described Patent Document 1, the configuration of the apparatus becomes complicated, and it takes time to recognize the alignment mark, and the tact time becomes long.

本發明乃鑑於上述的問題點所進行的創作,其目的為提供一種安裝裝置及安裝方法,即使是面朝下安裝基板與面朝上安裝基板之任一種型的基板均能以共通的裝置生產,並且可謀求作業時間的縮短。 The present invention has been made in view of the above problems, and an object thereof is to provide a mounting device and a mounting method capable of producing a substrate of any type, such as a face-down mounting substrate and a face-up mounting substrate, in a common device. And it is possible to shorten the working time.

為了解決上述課題,與本發明有關的安裝裝置係根據附帶於所供給的半導體晶片的單面之對準標記與附帶於基板之對準標記,安裝半導體晶片於基板的預定位置,其特徵包含:晶片辨識部,在保持有半導體晶片的狀態下,拍攝附帶有對準標記之該半導體晶片的表面與其背面;安裝前攝影裝置,在安裝前的半導體晶片及基板對向的狀態下拍攝該安裝前的半導體晶片的基板側的面及該基板;安裝部,進行半導體晶片的對準,安裝半導體晶片於基板;以及控制裝置,驅動控制該些裝置,其中前述晶片辨識部具有:具備發光部與受光部,並且由前述半導體晶片的表裏一方面側拍攝前述半導體晶片之第一攝影手段;以及具有發光部與受光部,並且由與前述第一攝影手段對向之側拍攝前述半導體晶片之第二攝影手段,前述第一攝影手段拍攝由前述第一攝影手段側朝前述半導體晶片照射的光之中被前述半導體晶片之前述第一攝影手段側的面反射的光,前述第二攝影手段拍攝由前述第二攝影手段側朝前述半導體晶片照射的光之中被前述半導體晶片之前述第二攝影手段側的面反射的光,前述控制裝置 在藉由前述安裝前攝影裝置拍攝前述安裝前的半導體晶片的基板側的面的影像為前述半導體晶片的表面的情形下,根據前述半導體晶片表面的對準標記位置資訊,在藉由前述安裝前攝影裝置拍攝前述安裝前的半導體晶片的基板側的面的影像為前述半導體晶片的背面的情形下,根據藉由前述晶片辨識部得到的前述半導體晶片背面的影像與前述半導體晶片表面的對準標記位置資訊的關係,藉由進行影像對照處理算出安裝前的半導體晶片背面中的背面對準標記位置,以前述背面對準標記位置當作安裝時的對準標記位置,控制前述安裝部,以便對準半導體晶片而安裝。 In order to solve the above problems, the mounting apparatus according to the present invention mounts a semiconductor wafer at a predetermined position of the substrate based on an alignment mark attached to one side of the supplied semiconductor wafer and an alignment mark attached to the substrate, and the features include: The wafer identification unit photographs the surface of the semiconductor wafer with the alignment mark and the back surface thereof while holding the semiconductor wafer, and the pre-mounting imaging device photographs the pre-installation state in a state in which the semiconductor wafer and the substrate before the mounting are opposed to each other. a surface of the semiconductor wafer on the substrate side and the substrate; the mounting portion performs alignment of the semiconductor wafer to mount the semiconductor wafer on the substrate; and a control device that drives and controls the device, wherein the wafer identification portion has a light emitting portion and a light receiving portion And a first photographing means for photographing the semiconductor wafer on the one hand side of the semiconductor wafer; and having a light-emitting portion and a light-receiving portion, and photographing the second photograph of the semiconductor wafer from a side opposite to the first photographing means Means, the first photographing means is photographed by the first photographing means Among the light irradiated to the semiconductor wafer, the light reflected by the surface of the semiconductor wafer on the first imaging means side is captured by the second imaging means by the second imaging means side toward the semiconductor wafer. Light reflected from the surface of the semiconductor wafer on the second imaging means side, the control device In the case where the image of the surface on the substrate side of the semiconductor wafer before mounting is photographed by the pre-mounting photographing apparatus as the surface of the semiconductor wafer, the position information of the alignment mark on the surface of the semiconductor wafer is used before the mounting. When the image of the substrate side of the semiconductor wafer before the mounting of the semiconductor wafer is the back surface of the semiconductor wafer, the image of the back surface of the semiconductor wafer obtained by the wafer identification portion and the alignment mark of the surface of the semiconductor wafer are obtained by the photographing device. In the relationship of the position information, the position of the back surface alignment mark in the back surface of the semiconductor wafer before mounting is calculated by the image matching processing, and the position of the back surface alignment mark is used as the position of the alignment mark at the time of mounting, and the mounting portion is controlled so as to Installed on a quasi-semiconductor wafer.

依照上述安裝裝置,藉由由拍攝附帶有對準標記之前述半導體晶片的表面與其背面而得的影像取得背面的影像中的對準標記位置資訊,於在安裝時無法拍攝半導體晶片的表面之情形下,可根據該背面的影像中的對準標記位置資訊進行對準。因此,於在安裝時無法拍攝半導體晶片的表面之情形下,可根據對準標記位置資訊進行對準,於在安裝時可拍攝半導體晶片的表面之情形下,可根據表面的影像中的對準標記位置進行安裝。因此,即使是面朝下安裝基板與面朝上安裝基板之任一種型的基板均不進行設備變更或調節作業而能以共通的安裝裝置生產。而且,因透過背面影像中的對準資訊使對準變成可能,故與如習知般使用X線攝影裝置等辨識半導體晶片的表面之對準標記的情形比較,無須複雜的裝置構成,並且辨識對準標記的時 間也變短,故可使安裝裝置的作業時間縮短。 According to the mounting apparatus described above, the alignment mark position information in the image on the back side is obtained by taking an image obtained by photographing the surface of the semiconductor wafer with the alignment mark attached thereto and the back surface thereof, so that the surface of the semiconductor wafer cannot be photographed at the time of mounting. The alignment can be performed based on the alignment mark position information in the image on the back side. Therefore, in the case where the surface of the semiconductor wafer cannot be photographed at the time of mounting, the alignment can be performed according to the alignment mark position information, and in the case where the surface of the semiconductor wafer can be photographed at the time of mounting, the alignment in the image according to the surface can be performed. Mark the location for installation. Therefore, even a substrate of any type of the face-down mounting substrate and the face-up mounting substrate can be produced by a common mounting device without performing equipment change or adjustment work. Further, since alignment is made possible by the alignment information in the back image, it is possible to identify the alignment mark of the surface of the semiconductor wafer by using an X-ray imaging apparatus or the like as in the prior art, and it is not necessary to constitute a complicated device and recognize When aligning the mark The length is also shortened, so that the working time of the mounting device can be shortened.

依照該構成,因由藉由晶片辨識部得到的半導體晶片的表面角部與背面角部的影像取得半導體晶片的對準基準影像,故每一片半導體晶片可設定依照各個指定晶片的形狀之對準基準影像。因此,與預先準備依照半導體晶片的種類之對準基準影像,使用該對準基準影像算出背面對準標記位置的情形比較,即使是指定晶片的背面形狀有不均的情形或有缺陷等的情形,也能設定依照此等晶片背面的形狀之對準基準影像,可精度佳地算出背面對準標記位置。 According to this configuration, since the alignment target image of the semiconductor wafer is obtained from the image of the front surface corner portion and the back surface corner portion of the semiconductor wafer obtained by the wafer identification portion, each semiconductor wafer can be set in accordance with the alignment standard of the shape of each of the designated wafers. image. Therefore, compared with the case where the alignment reference image is prepared in advance according to the type of the semiconductor wafer, and the back alignment mark position is calculated using the alignment reference image, even if the back surface shape of the designated wafer is uneven or defective, It is also possible to set an alignment reference image in accordance with the shape of the back surface of the wafer, and it is possible to accurately calculate the position of the back alignment mark.

依照該構成,因於在半導體晶片藉由安裝前攝影裝置而拍攝有半導體晶片的表面之狀態下被保持的情形下,設定對準標記為基準,故可更確實地對準半導體晶片。 According to this configuration, in the case where the semiconductor wafer is held while the surface of the semiconductor wafer is imaged by the pre-mounting imaging device, the alignment mark is set as a reference, so that the semiconductor wafer can be aligned more reliably.

而且,能以如下之構成:前述晶片辨識部至少在第一攝影手段的受光部與第二攝影手段的發光部之光學的路徑間配設有抑制來自第二攝影手段的發光部的光藉由第一攝影手段的受光部接收之濾光器(filter),至少在第二攝影手段的受光部與第一攝影手段的發光部之光學的路徑間配設有抑制來自第一攝影手段的發光部的光藉由第二攝影手段的受光部接收之濾光器。 Further, the wafer identifying unit may be configured to arrange light for suppressing the light emitting portion from the second imaging means at least between the light receiving portion of the first imaging means and the optical path of the light emitting portion of the second imaging means. A filter received by the light receiving unit of the first imaging means is disposed at least between the light receiving portion of the second imaging means and the optical path of the light emitting portion of the first imaging means to suppress the light emitting portion from the first imaging means The light is received by the light receiving portion of the second photographing means.

依照該構成,因第一攝影手段與第二攝影手段各自具有抑制來自對方側的發光部的光之透射(transmission)的濾光器,故可不受到來自對方側的發光部的光之影響而攝影。據此,可同時使第一攝影手段與第二攝影手段中的各自的發光部發光,而拍攝半導體晶片的表面與背面。因此, 與為了避免彼此的發光部的影響,藉由第一攝影手段與第二攝影手段以不同的時序(timing)攝影的情形比較,可縮短半導體晶片的攝影所需的時間,可縮短安裝裝置全體的作業時間。 According to this configuration, since the first imaging means and the second imaging means each have a filter for suppressing the transmission of light from the light-emitting portion on the other side, the light can be captured without being affected by the light from the light-emitting portion on the other side. . According to this, the respective light-emitting portions of the first imaging means and the second imaging means can be simultaneously illuminated to capture the surface and the back surface of the semiconductor wafer. therefore, In order to avoid the influence of the light-emitting portions of each other, the time required for the imaging of the semiconductor wafer can be shortened by comparing the first imaging means with the second imaging means at different timings, and the entire mounting device can be shortened. Working time.

而且,也能以如下之構成:更具有拍攝前述半導體晶片被安裝於基板的狀態之安裝後攝影裝置,前述控制裝置在藉由該安裝後攝影裝置拍攝有半導體晶片的背面的情形下,算出前述背面對準標記位置與基板的對準標記位置之偏移量,判定安裝狀態的好壞。 Further, the configuration may further include a post-mounting imaging device that captures a state in which the semiconductor wafer is mounted on the substrate, and the control device calculates the front surface of the semiconductor wafer when the post-mounting imaging device captures the back surface of the semiconductor wafer. The offset amount of the back alignment mark position and the alignment mark position of the substrate determines whether the mounting state is good or bad.

依照該構成,即使是半導體晶片的背面被拍攝的情形,亦即,於在安裝後無法目視確認對準標記之面朝下狀態下被安裝的情形,也能以背面對準標記位置當作基準進行判定。因此,即使是面朝下安裝基板與面朝上安裝基板之任一種型的基板均不進行設備變更或調節作業而能判定安裝基板的好壞。 According to this configuration, even when the back surface of the semiconductor wafer is imaged, that is, when the surface of the alignment mark cannot be visually confirmed after mounting, the back alignment mark position can be used as a reference. Make a decision. Therefore, even if the substrate of any type of the face-down mounting substrate and the face-up mounting substrate is not subjected to device change or adjustment work, it is possible to determine the quality of the mounting substrate.

而且,前述安裝前攝影裝置與安裝後攝影裝置以共通的2視野攝影機(camera)構成較佳。 Further, it is preferable that the pre-installation photographing device and the post-installation photographing device are configured by a common two-view camera.

依照該構成,可藉由共通的攝影機構成安裝前攝影裝置與安裝後攝影裝置,可簡化裝置構成。 According to this configuration, the pre-installation photographing device and the post-installation photographing device can be configured by a common camera, and the device configuration can be simplified.

而且,也能以如下之構成:具備使前述半導體晶片表裏反轉之晶片供給部,藉由該晶片供給部,半導體晶片在面朝上狀態或面朝下狀態下被供給至前述晶片辨識部。 Further, the wafer supply unit may be provided with a wafer supply unit that reverses the surface of the semiconductor wafer, and the semiconductor wafer is supplied to the wafer identification unit in a face-up state or a face-down state.

依照該構成,可藉由前述晶片供給部選擇性地供給半導體晶片成面朝上狀態、面朝下狀態。 According to this configuration, the semiconductor wafer can be selectively supplied with the semiconductor wafer in a face-up state and a face-down state.

為了解決上述課題,依照與本發明有關的安裝方法,係根據附帶於所供給的半導體晶片的單面之對準標記與附帶於基板之對準標記,安裝半導體晶片於基板的預定位置,其特徵包含:基準影像取得製程(process),由同時拍攝附帶有半導體晶片的對準標記之前述半導體晶片的表面與其背面而得的影像,使半導體晶片表面的對準標記位置與半導體晶片背面的一部分形狀賦予關連,取得對準基準影像;安裝前影像取得製程,在使安裝前的半導體晶片與基板對向的狀態下取得前述安裝前的半導體晶片的基板側的面及前述基板的影像;安裝前對準標記位置取得製程,由藉由前述安裝前影像取得製程得到的影像取得半導體晶片的對準標記位置與基板的對準標記位置;以及安裝製程,根據藉由前述安裝前對準標記位置取得製程得到的半導體晶片的對準標記位置與基板的對準標記位置進行半導體晶片的對準,安裝半導體晶片於基板,其中在前述安裝前對準標記位置取得製程中,在藉由前述安裝前影像取得製程以前述安裝前的半導體晶片的基板側的面得到的影像為前述半導體晶片的表面的情形下,以前述半導體晶片表面的對準標記位置當作安裝時的對準標記位置,在藉由前述安裝前影像取得製程以前述安裝前的半導體晶片的基板側的面得到的影像為前述半導體晶片的背面 的情形下,根據藉由前述基準影像取得製程得到的前述半導體晶片背面的影像與前述半導體晶片表面的對準標記位置資訊的關係,藉由進行影像對照處理算出背面對準標記位置,以前述背面對準標記位置當作安裝時的對準標記位置,控制前述安裝部,以便對準半導體晶片而安裝。 In order to solve the above problems, according to the mounting method according to the present invention, a semiconductor wafer is mounted on a predetermined position of the substrate in accordance with an alignment mark attached to one surface of the supplied semiconductor wafer and an alignment mark attached to the substrate. The method includes: a reference image acquisition process, wherein an image obtained by simultaneously photographing a surface of the semiconductor wafer with an alignment mark of a semiconductor wafer and a back surface thereof, and an alignment mark position on a surface of the semiconductor wafer and a part of a shape of a back surface of the semiconductor wafer Providing an alignment, obtaining an alignment reference image, and a pre-installation image acquisition process, and obtaining a surface of the substrate side of the semiconductor wafer before mounting and an image of the substrate in a state in which the semiconductor wafer before mounting is opposed to the substrate; a quasi-marking position acquisition process for obtaining an alignment mark position of the semiconductor wafer and an alignment mark position of the substrate by the image obtained by the pre-installation image acquisition process; and an installation process for obtaining a process according to the pre-installation alignment mark position Alignment mark position and base of the obtained semiconductor wafer The alignment mark position is used to align the semiconductor wafer, and the semiconductor wafer is mounted on the substrate, wherein in the pre-mounting alignment mark position obtaining process, the substrate side of the semiconductor wafer before the mounting is performed by the pre-mount image acquisition process In the case where the image obtained by the surface is the surface of the semiconductor wafer, the position of the alignment mark on the surface of the semiconductor wafer is used as the position of the alignment mark at the time of mounting, and the pre-installation image acquisition process is performed by the pre-installation semiconductor. The image obtained on the substrate side of the wafer is the back side of the aforementioned semiconductor wafer In the case of the image of the back surface of the semiconductor wafer obtained by the reference image acquisition process and the position information of the alignment mark on the surface of the semiconductor wafer, the position of the back alignment mark is calculated by the image matching process, and the back surface is The alignment mark position is used as the alignment mark position at the time of mounting, and the aforementioned mounting portion is controlled to be mounted in alignment with the semiconductor wafer.

依照該安裝方法,因於藉由前述安裝前影像取得製程得到的影像為半導體晶片的背面的影像的情形下,根據藉由前述安裝前對準標記位置取得製程得到的背面對準標記位置,安裝半導體晶片於基板,故即使是於在安裝時無法目視確認對準標記的狀態下被保持的情形,也能以該背面對準標記位置當作基準進行安裝。因此,即使是面朝下安裝基板與面朝上安裝基板之任一種型的基板均不進行設備變更或調節作業而能以共通的安裝裝置生產。而且,因在晶片辨識製程中同時拍攝前述半導體晶片的表面與其背面,故與以不同的時序攝影的情形比較,半導體晶片的攝影所需的時間可縮短,可使安裝裝置的作業時間縮短。 According to the mounting method, in the case where the image obtained by the pre-installation image acquisition process is an image of the back surface of the semiconductor wafer, the back alignment mark position obtained by the pre-mounting alignment mark position obtaining process is mounted. Since the semiconductor wafer is on the substrate, it can be mounted with the back alignment mark position as a reference even if it is held in a state where the alignment mark cannot be visually confirmed at the time of mounting. Therefore, even a substrate of any type of the face-down mounting substrate and the face-up mounting substrate can be produced by a common mounting device without performing equipment change or adjustment work. Further, since the surface of the semiconductor wafer and the back surface thereof are simultaneously imaged in the wafer identification process, the time required for photographing the semiconductor wafer can be shortened as compared with the case of photographing at different timings, and the operation time of the mounting device can be shortened.

而且,也能以如下之構成:更具有:安裝後影像取得製程,在前述安裝製程後拍攝安裝後的半導體晶片及基板,取得半導體晶片的影像與基板的影像;安裝後對準標記位置取得製程,由藉由前述安裝後影像取得製程得到的影像取得被安裝於基板的半導體晶片的對準標記位置與基板的對準標記位置;以及 檢查製程,根據藉由前述安裝後對準標記位置取得製程得到的半導體晶片的對準標記位置與基板的對準標記位置,檢查半導體晶片是否被安裝於基板的預定位置,其中在前述安裝後對準標記位置取得製程中,藉由在取得有半導體晶片的背面的影像的情形下,根據前述對準基準影像進行影像對照處理,算出背面對準標記位置,以該背面對準標記位置當作對準標記位置。 Further, it is also possible to have a configuration in which the image acquisition process is performed after the mounting process, and the mounted semiconductor wafer and the substrate are imaged after the mounting process, and the image of the semiconductor wafer and the image of the substrate are obtained; and the alignment mark position is obtained after the mounting process. Obtaining an alignment mark position of the semiconductor wafer mounted on the substrate and an alignment mark position of the substrate by the image obtained by the image mounting process after the mounting; and Inspecting the process, checking whether the semiconductor wafer is mounted on the predetermined position of the substrate according to the alignment mark position of the semiconductor wafer obtained by the pre-installation alignment mark position obtaining process and the alignment mark position of the substrate, wherein after the aforementioned mounting In the quasi-marking position obtaining process, when the image on the back side of the semiconductor wafer is acquired, the image matching processing is performed based on the alignment reference image, and the back alignment mark position is calculated, and the back alignment mark position is used as the alignment. Mark the location.

依照該構成,即使是半導體晶片的背面被拍攝的情形,亦即,於在安裝後無法目視確認對準標記之面朝下狀態下被安裝的情形,也能以背面對準標記位置當作基準進行判定。因此,即使是面朝下安裝基板與面朝上安裝基板之任一種型的基板均不進行設備變更或調節作業而能以共通的安裝裝置檢查安裝基板的好壞。 According to this configuration, even when the back surface of the semiconductor wafer is imaged, that is, when the surface of the alignment mark cannot be visually confirmed after mounting, the back alignment mark position can be used as a reference. Make a decision. Therefore, even if the substrate of any type of the face-down mounting substrate and the face-up mounting substrate is not subjected to device change or adjustment work, the mounting substrate can be inspected by a common mounting device.

依照本發明的安裝裝置及安裝方法,即使是面朝下安裝基板、面朝上安裝基板之任一種型的基板均能以共通的安裝裝置生產。而且,可縮短安裝裝置的作業時間。 According to the mounting apparatus and the mounting method of the present invention, even a substrate of any type in which the substrate is mounted face down and the substrate is mounted face up can be produced by a common mounting device. Moreover, the working time of the mounting device can be shortened.

針對本發明的實施形態,使用圖面來說明。 Embodiments of the present invention will be described using the drawings.

圖1是概略地顯示與本實施形態有關的安裝裝置之圖。 Fig. 1 is a view schematically showing a mounting device according to the embodiment.

本實施形態中的安裝裝置係安裝所供給的半導體晶片10(以下稱為晶片10)於基板20,具有晶片供給部3、晶片 辨識部4、安裝部5。所供給的半導體晶片10是透過運送裝置(transport device)6由晶片供給部3運送至晶片辨識部4、安裝部5而構成,藉由在該些裝置中進行有預定的處理,以安裝於基板20上之預定位置。 The mounting device in the present embodiment mounts the supplied semiconductor wafer 10 (hereinafter referred to as the wafer 10) on the substrate 20, and has the wafer supply portion 3 and the wafer. The identification unit 4 and the mounting unit 5. The supplied semiconductor wafer 10 is transported by the wafer supply unit 3 to the wafer identification unit 4 and the mounting unit 5 via a transport device 6, and is mounted on the substrate by performing predetermined processing on the devices. The predetermined location on the 20th.

此外,在以下的說明中是以晶片10透過運送裝置6運送的方向當作X軸方向,以和該X軸方向在水平面上正交的方向當作Y軸方向,以正交於X軸及Y軸方向之雙方的方向當作Z軸方向來進行說明。 In the following description, the direction in which the wafer 10 is transported by the transport device 6 is taken as the X-axis direction, and the direction orthogonal to the horizontal plane in the X-axis direction is referred to as the Y-axis direction, and is orthogonal to the X-axis and The direction of both of the Y-axis directions will be described as the Z-axis direction.

此處,所供給的晶片10是被承載於晶片盤(chip tray)7上,所有的晶片10是在使電路形成面(以下僅稱為表面11,稱該表面11的背側為背面12)向上的狀態(面朝上狀態)下被承載。而且,在該晶片10的表面11的角部附帶有兩處的對準標記(圖11中的×記號)。 Here, the supplied wafer 10 is carried on a chip tray 7, and all of the wafers 10 are on a circuit forming surface (hereinafter simply referred to as a surface 11, and the back side of the surface 11 is referred to as a back surface 12) It is carried in an upward state (face up state). Further, two alignment marks (x marks in Fig. 11) are attached to the corners of the surface 11 of the wafer 10.

前述晶片供給部3是由晶片盤7取出指定晶片10a(成為安裝對象之晶片10),供給至運送裝置6,具備移載頭(transfer head)31與反轉工具(reversal tool)32。 In the wafer supply unit 3, the designated wafer 10a (the wafer 10 to be mounted) is taken out from the wafer tray 7, and is supplied to the transport device 6, and includes a transfer head 31 and a reversal tool 32.

前述移載頭31係吸附指定晶片10a而保持,在該狀態下運送至運送裝置6。具體上是在移載頭31安裝有驅動裝置(未圖示),藉由驅動該驅動裝置使移載頭31移動於X軸方向(在圖1中為左右方向)、Y軸方向(在圖1中為貫通紙面的方向)。據此,移載頭31可自由地掃描於晶片盤7的XY平面上,並且可將晶片10移送至運送裝置6。 The transfer head 31 is held by the predetermined wafer 10a, and is transported to the transport device 6 in this state. Specifically, a drive device (not shown) is attached to the transfer head 31, and the transfer head 31 is moved in the X-axis direction (the left-right direction in FIG. 1) and the Y-axis direction by driving the drive device (in the figure). 1 is the direction through the paper). Accordingly, the transfer head 31 can be freely scanned on the XY plane of the wafer tray 7, and the wafer 10 can be transferred to the transport device 6.

而且,移載頭31是在與指定晶片10a接觸的頭面31a形成有吸引孔,該吸引孔與真空泵(vacuum pump)9(參照圖 4)係被連結。亦即藉由使該真空泵9動作,在吸引孔使負壓產生,可吸附指定晶片10a。而且,移載頭31是可在Z軸方向(在圖1中為上下方向)伸縮而構成。據此,移載頭31可下降至晶片盤7而直接吸附保持指定的晶片10。亦即,移載頭31可在保持將指定晶片10a承載於晶片盤7的姿勢(在本實施形態中為面朝上的姿勢)之狀態下供給至運送裝置6。 Further, the transfer head 31 has a suction hole formed in the head surface 31a that is in contact with the designated wafer 10a, and the suction hole and the vacuum pump 9 (refer to the figure) 4) is linked. In other words, by operating the vacuum pump 9, a negative pressure is generated in the suction hole, and the designated wafer 10a can be adsorbed. Further, the transfer head 31 is configured to be expandable and contractible in the Z-axis direction (vertical direction in FIG. 1). Accordingly, the transfer head 31 can be lowered to the wafer tray 7 to directly adsorb and hold the designated wafer 10. In other words, the transfer head 31 can be supplied to the transport device 6 while maintaining the posture in which the designated wafer 10a is placed on the wafer tray 7 (in the present embodiment, the posture facing upward).

而且,前述反轉工具32是使指定晶片10a表裏反轉,供給至前述移載頭31。具體上,反轉工具32具有吸附保持指定晶片10a之吸附頭32a,藉由使該吸附頭32a轉動可使指定晶片10a反轉。 Further, the inversion tool 32 reverses the front and back of the designated wafer 10a and supplies it to the transfer head 31. Specifically, the inversion tool 32 has the adsorption head 32a that adsorbs and holds the designated wafer 10a, and the designated wafer 10a can be reversed by rotating the adsorption head 32a.

前述吸附頭32a具有使指定晶片10a吸附之吸附面32b。在該吸附面32b形成有吸引口,該吸引口是與真空泵9連結。因此,藉由使真空泵9動作,在吸引口產生負壓,可使晶片10吸附於吸附面32b而保持。 The adsorption head 32a has an adsorption surface 32b for adsorbing the designated wafer 10a. A suction port is formed in the adsorption surface 32b, and the suction port is connected to the vacuum pump 9. Therefore, by operating the vacuum pump 9, a negative pressure is generated at the suction port, and the wafer 10 can be held by the adsorption surface 32b.

而且,在前述反轉工具32連結有旋轉驅動裝置(未圖示),藉由使該旋轉驅動裝置動作,使反轉工具32繞Y軸旋轉。 Further, a rotation driving device (not shown) is coupled to the reversing tool 32, and the reversing tool 32 is rotated about the Y-axis by operating the rotation driving device.

據此,藉由在使晶片盤7上的指定晶片10a吸附於吸附頭32a的狀態下使反轉工具32反轉,可使指定晶片10a由指定晶片10a的表面11朝上側的姿勢(面朝上狀態)反轉成朝下側的姿勢(面朝下狀態)。 According to this, by inverting the inversion tool 32 in a state where the designated wafer 10a on the wafer tray 7 is adsorbed to the adsorption head 32a, the designated wafer 10a can be oriented upward from the surface 11 of the designated wafer 10a (facing) The upper state) is reversed to the downward posture (face down state).

而且,透過移載頭31吸附保持藉由該反轉工具32反轉的指定晶片10a,透過將該指定晶片10a移送至運送裝 置6,可在面朝下的狀態下將指定晶片10a供給至運送裝置6。 Moreover, the designated wafer 10a inverted by the inversion tool 32 is adsorbed and held by the transfer head 31, and the designated wafer 10a is transferred to the transport package. With reference to 6, the designated wafer 10a can be supplied to the transport device 6 in a face-down state.

而且,在反轉工具32安裝有驅動裝置(未圖示),藉由驅動該驅動裝置可使反轉工具32在X軸方向、Y軸方向移動而構成。亦即,藉由驅動該驅動裝置可使反轉工具32的吸附頭32a位於指定晶片10a上,並且可使反轉工具32位於由所供給的晶片盤7上待避之待避位置(shunting location)。 Further, a drive device (not shown) is attached to the reversing tool 32, and the reversing tool 32 is moved in the X-axis direction and the Y-axis direction by driving the drive device. That is, by driving the driving means, the adsorption head 32a of the reversing tool 32 can be positioned on the designated wafer 10a, and the reversing tool 32 can be placed at a hunting position to be avoided by the supplied wafer tray 7.

因此,於在面朝上的狀態下將指定晶片10a供給至運送裝置6的情形下,在使反轉工具32位於待避位置的狀態下,僅藉由移載頭31將晶片10移送至運送裝置6。而且,於在面朝下的狀態下將指定晶片10a供給至運送裝置6的情形下,藉由反轉工具32使指定晶片10a反轉,藉由移載頭31使該狀態的指定晶片10a吸附而移送至運送裝置6。如此,於將在面朝上狀態下供給至晶片盤7上的指定晶片10a移送至運送裝置6時,可選擇在面朝上狀態下供給或在面朝下狀態下供給而進行供給。 Therefore, in the case where the designated wafer 10a is supplied to the transport device 6 in the face-up state, the wafer 10 is transferred to the transport device only by the transfer head 31 in a state where the reversing tool 32 is placed at the standby position. 6. Further, when the designated wafer 10a is supplied to the transport device 6 in a face-down state, the designated wafer 10a is reversed by the inversion tool 32, and the designated wafer 10a in this state is adsorbed by the transfer head 31. It is transferred to the transport device 6. In this manner, when the designated wafer 10a supplied to the wafer tray 7 in the face-up state is transferred to the transport device 6, it is possible to supply the supply in the face-up state or the face-down state.

前述運送裝置6是將藉由晶片供給部3供給的指定晶片10a運送至晶片辨識部4、安裝部5。具體上,該運送裝置6具有承載晶片10的晶片滑塊(chip slider)61與驅動裝置6a。而且,藉由使該驅動裝置6a動作,可移動晶片滑塊61於X軸方向,並且可在預定的位置使其停止。在本實施形態中,晶片滑塊61可分別於晶片供給位置(位置A)、晶片辨識位置(位置B)、晶片遞送位置(位置C)停止。 而且,在晶片供給位置(位置A)由晶片供給部3供給有指定晶片10a,在晶片辨識位置(位置B)進行指定晶片10a的表面11及背面12的攝影,在晶片遞送位置(位置C)進行安裝部5中的指定晶片10a的遞送動作。 The transport device 6 transports the designated wafer 10a supplied from the wafer supply unit 3 to the wafer identification unit 4 and the mounting unit 5. Specifically, the transport device 6 has a chip slider 61 that carries the wafer 10 and a driving device 6a. Further, by operating the driving device 6a, the wafer slider 61 can be moved in the X-axis direction and can be stopped at a predetermined position. In the present embodiment, the wafer slider 61 can be stopped at the wafer supply position (position A), the wafer identification position (position B), and the wafer delivery position (position C), respectively. Further, the wafer supply unit 3 is supplied with the designated wafer 10a at the wafer supply position (position A), and the surface 11 and the back surface 12 of the designated wafer 10a are imaged at the wafer identification position (position B) at the wafer delivery position (position C). The delivery operation of the designated wafer 10a in the mounting portion 5 is performed.

此處,圖2為擴大晶片辨識部4之圖。如圖2所示,前述晶片滑塊61具有承載指定晶片10a用的承載部61a與和該承載部61a正交的安裝部61b,安裝部61b與驅動裝置6a被連結。 Here, FIG. 2 is a view in which the wafer identification unit 4 is enlarged. As shown in Fig. 2, the wafer slider 61 has a mounting portion 61a for carrying the designated wafer 10a and a mounting portion 61b orthogonal to the carrying portion 61a, and the mounting portion 61b is coupled to the driving device 6a.

前述承載部61a係形成平板狀,承載指定晶片10a的部分,亦即晶片承載區域62是在承載部61a的厚度方向透光而形成。具體上,承載部61a的晶片承載區域62是藉由玻璃構件形成,遍及比指定晶片10a的外形還廣範圍而形成。據此,若光由上側(或下側)照射,則光在下側(或上側)會透射,可由承載部61a的底面側目視確認被承載於承載部61a的頂面之指定晶片10a。 The carrier portion 61a is formed in a flat shape and carries a portion of the designated wafer 10a, that is, the wafer carrying region 62 is formed by transmitting light in the thickness direction of the carrier portion 61a. Specifically, the wafer carrying region 62 of the carrier portion 61a is formed by a glass member and is formed over a wider range than the outer shape of the designated wafer 10a. According to this, when the light is irradiated from the upper side (or the lower side), the light is transmitted on the lower side (or the upper side), and the designated wafer 10a carried on the top surface of the carrying portion 61a can be visually confirmed by the bottom surface side of the carrying portion 61a.

前述晶片辨識部4是用以拍攝承載於運送裝置6的指定晶片10a的表面11及對應該表面11之背面12。晶片辨識部4如圖1、圖2所示具有兩個攝影手段41、42與連結此等攝影手段41、42之支撐架43,俾在上下方向互相對向。該支撐架43是在兩個攝影手段41、42配置於上下方向略同軸上的狀態下連結支撐。因此,藉由以該兩個攝影手段41、42攝影,可拍攝指定晶片表面11的角部的影像45(參照圖11(a))與對應該表面11之背面12的影像46(參照圖11(b))。而且,在該支撐架43安裝有驅動裝置(未圖 示),藉由驅動控制該驅動裝置,此等攝影手段41、42可移動至拍攝晶片10之攝影位置與由該攝影位置離開至對運送方向成約略垂直的方向(Y軸方向)之待機位置。亦即,在運送裝置6停止於晶片辨識位置(位置B)的情形下,藉由該攝影裝置移動至攝影位置,使上下的攝影手段41、42位於晶片承載區域62的延長線上,俾可拍攝承載於承載部61a的指定晶片10a。 The wafer identification unit 4 is for capturing the surface 11 of the designated wafer 10a carried on the transport device 6 and the back surface 12 of the corresponding surface 11. As shown in Figs. 1 and 2, the wafer identification unit 4 has two imaging means 41 and 42 and a support frame 43 that connects the imaging means 41 and 42 so as to face each other in the vertical direction. The support frame 43 is connected and supported in a state in which the two imaging means 41, 42 are disposed slightly coaxially in the vertical direction. Therefore, by imaging with the two imaging means 41, 42, the image 45 (see FIG. 11(a)) specifying the corner of the wafer surface 11 and the image 46 corresponding to the back surface 12 of the surface 11 can be imaged (refer to FIG. 11). (b)). Moreover, a driving device is mounted on the support frame 43 (not shown) In the driving control of the driving device, the photographing means 41, 42 can be moved to the photographing position of the photographing wafer 10 and the standby position from the photographing position to a direction (Y-axis direction) which is approximately perpendicular to the transport direction (Y-axis direction). . That is, in the case where the transport device 6 is stopped at the wafer identification position (position B), the photographing device is moved to the photographing position, so that the upper and lower photographing means 41, 42 are positioned on the extension line of the wafer carrying region 62, and the photograph can be taken. The designated wafer 10a carried on the carrying portion 61a.

此處,圖3是顯示攝影手段41、42之概略圖。如圖3所示,前述兩個攝影手段41、42,亦即上側攝影手段41與下側攝影手段42具有相同構成。該上側攝影手段是具有攝影本體部41a與鏡子(mirror)41b,被鏡子41b反射的攝影對象物藉由攝影本體部41a攝影而構成。具體上,該攝影本體部41a具有CCD攝影機(CCD camera)41c(本發明的受光部)與照明41d(本發明的發光部)與連結此等CCD攝影機41c與照明部41d之鏡盒(mirror case)41e,在鏡盒41e內於CCD攝影機41c與照明41d之光學的路徑交叉的位置收容有半反射鏡(half-mirror)41f。據此,如在圖3以實線顯示的路徑,由照明41d照射的光藉由半反射鏡41f反射至鏡子41b側,藉由鏡子41b反射至攝影對象物側。然後,藉由攝影對象物反射後,藉由鏡子41b反射至攝影本體部41a側的光透過半反射鏡41f,藉由CCD攝影機41c接收。亦即,可藉由由照明41d照射的光被指定晶片10a反射,以CCD攝影機41c接收該被反射的光,拍攝指定晶片10a。 Here, FIG. 3 is a schematic view showing the photographing means 41, 42. As shown in FIG. 3, the two imaging means 41, 42, that is, the upper imaging means 41 and the lower imaging means 42 have the same configuration. The upper photographing means includes a photographing main body portion 41a and a mirror 41b, and the photographing object reflected by the mirror 41b is photographed by the photographing main body portion 41a. Specifically, the imaging main unit 41a includes a CCD camera 41c (light receiving unit according to the present invention), an illumination 41d (light emitting unit according to the present invention), and a mirror case (mirror case) that connects the CCD camera 41c and the illumination unit 41d. 41e, a half-mirror 41f is accommodated in the mirror box 41e at a position where the CCD camera 41c intersects the optical path of the illumination 41d. According to this, as shown by the solid line in Fig. 3, the light irradiated by the illumination 41d is reflected by the half mirror 41f to the mirror 41b side, and is reflected by the mirror 41b to the object side. Then, after being reflected by the object to be photographed, the light reflected by the mirror 41b to the side of the photographing main body portion 41a passes through the half mirror 41f, and is received by the CCD camera 41c. That is, the light irradiated by the illumination 41d is reflected by the designated wafer 10a, the reflected light is received by the CCD camera 41c, and the designated wafer 10a is imaged.

而且,下側攝影手段42具有攝影本體部42a、鏡子42b,攝影本體部42a具有CCD攝影機42c與照明42d與連結此等CCD攝影機42c與照明42d之鏡盒42e,在鏡盒42e內具有半反射鏡42f。該下側攝影手段42由於是與上側攝影手段41相同的構成,故詳細的說明省略。 Further, the lower photographing means 42 has a photographing main body portion 42a and a mirror 42b, and the photographing main body portion 42a includes a CCD camera 42c and an illumination 42d, and a mirror box 42e that connects the CCD camera 42c and the illumination 42d, and has a semi-reflection in the mirror box 42e. Mirror 42f. Since the lower imaging device 42 has the same configuration as the upper imaging device 41, detailed description thereof will be omitted.

而且,在本實施形態中可藉由上側及下側攝影手段41、42拍攝指定晶片10a的表面11的角部中的對準標記與其背面12的角部。例如於指定晶片10a的表面11在向上狀態(面朝上狀態)下被承載至運送裝置6的承載部61a的情形下,藉由上側攝影手段41拍攝有附帶有對準標記之指定晶片10a的表面11的角部,並且藉由下側攝影手段42拍攝有對應該表面11的角部之指定晶片10a的背面12的角部。 Further, in the present embodiment, the alignment marks in the corner portions of the surface 11 of the designated wafer 10a and the corner portions of the back surface 12 thereof can be imaged by the upper and lower side imaging means 41, 42. For example, in a case where the surface 11 of the designated wafer 10a is carried to the carrying portion 61a of the transport device 6 in the upward state (face up state), the upper photographing means 41 photographs the designated wafer 10a with the alignment mark attached thereto. At the corner of the surface 11, the corner portion of the back surface 12 of the designated wafer 10a corresponding to the corner portion of the surface 11 is imaged by the lower side photographing means 42.

此外,因晶片10的表面11及背面12被最後加工成鏡面,被照射於晶片10的表面11或背面12之來自照明41d、42d的光大致被全反射,惟因對準標記及晶片承載區域62的玻璃構件幾乎不反射光,故在CCD攝影機41c、42c中充分得到對比(contrast)的差,可精度佳地拍攝對準標記及指定晶片10a的背面12的角部。 In addition, since the surface 11 and the back surface 12 of the wafer 10 are finally processed into a mirror surface, the light from the illumination 41d, 42d irradiated on the surface 11 or the back surface 12 of the wafer 10 is substantially totally reflected by the alignment mark and the wafer bearing area. Since the glass member of 62 hardly reflects light, the contrast of the contrast is sufficiently obtained in the CCD cameras 41c and 42c, and the alignment mark and the corner portion of the back surface 12 of the designated wafer 10a can be accurately photographed.

而且,在上側攝影手段41於鏡子41b與攝影本體部41a之間配設有上側濾光器41g,據此,以抑制下側攝影手段42的照明42d的光入射至CCD攝影機41c。而且,在下側攝影手段42於鏡子42b與攝影本體部42a之間配設有下側濾光器42g,據此,以抑制上側攝影手段41的照明41d 的光入射至CCD攝影機42c。在本實施形態中,因在上側攝影手段41的照明41d配設有紅色LED,在下側攝影手段42的照明42d配設有藍色LED,故在上側濾光器41g配設有抑制藍色LED的光之構件,在下側濾光器42g配設有抑制紅色LED的光之構件。 In the upper photographing means 41, the upper filter 41g is disposed between the mirror 41b and the photographing main body portion 41a, whereby the light of the illumination 42d of the lower photographing means 42 is suppressed from entering the CCD camera 41c. Further, the lower side photographing means 42 is disposed with the lower side filter 42g between the mirror 42b and the photographing main body portion 42a, whereby the illumination 41d of the upper side photographing means 41 is suppressed. The light is incident on the CCD camera 42c. In the present embodiment, since the red LED is disposed in the illumination 41d of the upper imaging device 41, and the blue LED is disposed on the illumination 42d of the lower imaging device 42, the blue filter is disposed on the upper filter 41g. The member of the light is provided with a member for suppressing light of the red LED in the lower filter 42g.

如此,藉由配設上側及下側濾光器41g、42g可透過上側攝影手段41與下側攝影手段42同時拍攝指定晶片10a的表面11與背面12。亦即如圖3所示,若以上側攝影手段41與下側攝影手段42同時拍攝,則在下側攝影手段42藉由指定晶片10a的背面12反射的光與透過晶片承載區域62之上側攝影手段41的照明光被入射,惟因下側濾光器42g的存在使得上側攝影手段41的照明光之透射被抑制。因此,在下側攝影手段42的CCD攝影機42c僅指定晶片10a的背面12的反射光被入射。同樣地,在上側攝影手段41的CCD攝影機41c僅晶片10的表面11的反射光被入射。亦即,即使是透過上側及下側濾光器41g、42g的存在,藉由上側及下側攝影手段41、42各自同時攝影的情形,因可不受到對方側的攝影手段(下側攝影手段42或上側攝影手段41)中的照明光的影響而攝影,故可充分得到CCD攝影機41c、42c中的對比的差,可精度佳地拍攝對準標記及指定晶片10a的背面12的角部。 As described above, by arranging the upper and lower filters 41g and 42g, the upper surface of the designated wafer 10a and the back surface 12 can be simultaneously imaged by the upper image capturing means 41 and the lower image capturing means 42. That is, as shown in FIG. 3, when the upper side photographing means 41 and the lower side photographing means 42 are simultaneously photographed, the lower side photographing means 42 is guided by the light reflected from the back surface 12 of the wafer 10a and the upper side of the through wafer carrying area 62. The illumination light of 41 is incident, but the transmission of the illumination light of the upper photographing means 41 is suppressed by the presence of the lower side filter 42g. Therefore, the CCD camera 42c of the lower photographing means 42 specifies that only the reflected light of the back surface 12 of the wafer 10a is incident. Similarly, only the reflected light of the surface 11 of the wafer 10 is incident on the CCD camera 41c of the upper image capturing means 41. In other words, even if the upper and lower side photographing means 41, 42 are simultaneously photographed by the presence of the upper and lower side filters 41g, 42g, the photographing means on the other side can be omitted (the lower side photographing means 42) The photographing is performed by the influence of the illumination light in the upper photographing means 41). Therefore, the difference in contrast between the CCD cameras 41c and 42c can be sufficiently obtained, and the alignment mark and the corner portion of the back surface 12 of the wafer 10a can be accurately photographed.

前述安裝部5是將所供給的指定晶片10a對準基板20的預定位置而進行安裝。該安裝部5具有保持所供給的指定晶片10a之安裝頭51與保持基板20的安裝台52,以藉 由安裝頭51吸附保持藉由運送裝置6運送的指定晶片10a,可藉由該安裝頭51安裝於被保持於安裝台52之基板20。 The mounting portion 5 is mounted by aligning the supplied designated wafer 10a with a predetermined position of the substrate 20. The mounting portion 5 has a mounting head 51 for holding the supplied designated wafer 10a and a mounting table 52 for holding the substrate 20 to borrow The designated wafer 10a carried by the transport device 6 is sucked and held by the mounting head 51, and can be attached to the substrate 20 held by the mounting table 52 by the mounting head 51.

前述安裝頭51是吸附保持指定晶片10a而構成。具體上是在與指定晶片10a接觸的部分形成有吸附孔,該吸附孔與真空泵9連通。因此,藉由在安裝頭51抵接指定晶片10a的狀態下使真空泵9動作,可在吸附孔產生吸引力,以吸附保持指定晶片10a於安裝頭51。而且,在安裝頭51安裝有驅動裝置51a,藉由驅動控制該驅動裝置51a可移動於對安裝台52接離(attach and detach)的方向(上下方向),並且可在預定位置停止而構成。據此,在承載指定晶片10a的運送裝置6停止於晶片遞送位置(位置C)的狀態下,藉由安裝頭51下降吸附保持指定晶片10a,可使指定晶片10a由運送裝置6遞送至安裝頭51。 The mounting head 51 is configured to adsorb and hold the designated wafer 10a. Specifically, an adsorption hole is formed in a portion in contact with the designated wafer 10a, and the adsorption hole is in communication with the vacuum pump 9. Therefore, by operating the vacuum pump 9 while the mounting head 51 abuts against the designated wafer 10a, an attractive force can be generated in the adsorption hole to adsorb and hold the designated wafer 10a on the mounting head 51. Further, a driving device 51a is attached to the mounting head 51, and the driving device 51a is movable by a driving control in a direction (up and down direction) in which the mounting table 52 is attached and detached, and can be stopped at a predetermined position. According to this, in a state where the transporting device 6 carrying the designated wafer 10a is stopped at the wafer delivery position (position C), the designated wafer 10a can be delivered from the transporting device 6 to the mounting head by lowering the adsorption holding designated wafer 10a by the mounting head 51. 51.

前述安裝台52是保持基板20。具體上是在台表面52a上配設有與真空泵9連通的吸引孔,可藉由使真空泵9動作,在吸引孔使吸引力產生,將基板20吸附保持於台上。而且,安裝台52配設有定位機構52b,可使台表面52a在X軸方向、Y軸方向移動,並且繞Z軸旋轉而構成。因此,藉由驅動控制前述定位機構52b,俾保持於安裝頭51的指定晶片10a與基板20上的安裝位置一致,可將指定晶片10a對準基板20上的安裝位置。 The aforementioned mounting table 52 is a holding substrate 20. Specifically, a suction hole that communicates with the vacuum pump 9 is disposed on the table surface 52a, and the suction force is generated in the suction hole by operating the vacuum pump 9, and the substrate 20 is adsorbed and held on the stage. Further, the mounting base 52 is provided with a positioning mechanism 52b, and the table surface 52a is movable in the X-axis direction and the Y-axis direction, and is configured to rotate around the Z-axis. Therefore, by controlling the positioning mechanism 52b by the drive, the mounting position of the designated wafer 10a of the mounting head 51 and the substrate 20 is aligned, and the designated wafer 10a can be aligned with the mounting position on the substrate 20.

而且,在安裝部5配設有攝影裝置8。該攝影裝置8是為了對準指定晶片10a而拍攝指定晶片10a與基板20。 本實施形態中的攝影裝置8係成為具有向上攝影機與向下攝影機之2視野攝影機8a,能以一台攝影機得到上側的影像與下側的影像。具體上,該2視野攝影機8a是進退驅動於進入安裝頭51與安裝台52之間進行攝影之攝影位置,與由安裝部5退避的退避位置(evacuation location)而構成,可在位於攝影位置的狀態下拍攝上側及下側。亦即,在安裝有指定晶片10a之前的狀態下,吸附於安裝頭51的指定晶片10a藉由向上攝影機攝影,基板20藉由向下攝影機攝影(本發明的安裝前攝影裝置)。而且,在安裝有指定晶片10a之後的狀態下,能以向下攝影機拍攝基板20上的指定晶片10a與基板20(本發明的安裝後攝影裝置)。 Further, an imaging device 8 is disposed in the mounting portion 5. The photographing device 8 captures the designated wafer 10a and the substrate 20 in order to align the designated wafer 10a. The imaging device 8 in the present embodiment is a two-view camera 8a having an up camera and a down camera, and the upper image and the lower image can be obtained by one camera. Specifically, the two-view camera 8a is configured to advance and retreat to a photographing position that is photographed between the mounting head 51 and the mounting table 52, and is configured to be evacuated from the mounting portion 5, and is configured to be located at the photographing position. Shoot the upper side and the lower side in the state. That is, in a state before the designated wafer 10a is mounted, the designated wafer 10a adsorbed to the mounting head 51 is photographed by an upward camera, and the substrate 20 is photographed by a downward camera (pre-installation photographing apparatus of the present invention). Further, in a state after the designated wafer 10a is mounted, the designated wafer 10a on the substrate 20 and the substrate 20 (the post-mounting photographing device of the present invention) can be photographed with a downward camera.

圖4是顯示配設於本安裝裝置的控制裝置90的控制系統之方塊圖。如圖4所示,該安裝裝置是配設有控制上述的各種單元(unit)之驅動的控制裝置90。該控制裝置90具有控制本體部91、驅動控制部92、影像處理部93、攝影裝置控制部94、外部裝置控制部95、輸入部96。 Fig. 4 is a block diagram showing a control system of the control device 90 disposed in the mounting device. As shown in Fig. 4, the mounting device is a control device 90 equipped with a drive for controlling the various units described above. The control device 90 includes a control main unit 91, a drive control unit 92, an image processing unit 93, an imaging device control unit 94, an external device control unit 95, and an input unit 96.

控制本體部91具備:執行邏輯演算之周知的CPU;預先記憶控制該CPU之種種的程式等之ROM;在裝置動作中一時地記憶種種的資料(data)之RAM;種種的程式或OS;以及記憶生產程式等的各種資料之HDD等。而且,控制本體部91具有主控制部91a、基準影像設定部91b、對照演算部91c、偏移量演算部91d、判定部91e、記憶部91f。 The control main unit 91 includes a CPU that performs a well-known logic calculation, a ROM that stores various programs such as the CPU in advance, a RAM that stores various kinds of data at a time during the operation of the device, and various programs or OSs; Memory HDD of various materials such as production programs. Further, the control main unit 91 includes a main control unit 91a, a reference video setting unit 91b, a comparison calculation unit 91c, an offset calculation unit 91d, a determination unit 91e, and a storage unit 91f.

主控制部91a是經由應依照預先記憶的程式執行一連的安裝動作之驅動控制部92驅動控制各種單元的驅動裝 置51a、51b等,並且進行在該安裝動作中必要的各種演算。而且是根據藉由晶片辨識部4得到的影像演算指定晶片10a的背面影像中的對準標記位置P(圖11的P1(X1,Y1))及P2(X2,Y2),據此,控制安裝部5中的對準動作。 The main control unit 91a is a drive device that drives and controls various units via a drive control unit 92 that performs a series of mounting operations in accordance with a program stored in advance. 51a, 51b, etc. are placed, and various calculations necessary for the mounting operation are performed. Further, based on the image obtained by the wafer identification unit 4, the alignment mark position P (P1 (X1, Y1)) and P2 (X2, Y2) in the back image of the designated wafer 10a is calculated, and accordingly, the control is mounted. The alignment action in section 5.

基準影像設定部91b是設定使指定晶片10a的表面11之對準標記位置P與指定晶片背面12的角部之影像對應之對準基準影像S。具體上是由在晶片辨識部4得到的指定晶片10a的表面11的影像45(圖11(a))算出對準標記位置P。而且,由該表面11的影像45與對準標記位置P的位置關係算出與該表面11的影像45對應之背面12的影像46中的對準標記位置P(背面對準標記位置P’)。以使該被算出的背面對準標記位置P’與背面影像46對應者當作由指定晶片10a的背面12的影像檢測對準標記位置P用之基準影像(對準基準影像S)而設定。 The reference image setting unit 91b sets an alignment reference image S corresponding to the image of the alignment mark position P of the surface 11 of the designated wafer 10a and the image of the corner of the designated wafer back surface 12. Specifically, the alignment mark position P is calculated from the image 45 (Fig. 11 (a)) of the surface 11 of the designated wafer 10a obtained by the wafer identification portion 4. Then, the alignment mark position P (back alignment mark position P') in the image 46 of the back surface 12 corresponding to the image 45 of the surface 11 is calculated from the positional relationship between the image 45 of the surface 11 and the alignment mark position P. The corresponding back surface alignment mark position P' and the back surface image 46 are set as the reference image (alignment reference image S) for the image detection alignment mark position P on the back surface 12 of the designated wafer 10a.

對照演算部91c是藉由對照得到的指定晶片10a的背面的影像與對準基準影像S,由得到的背面的影像演算背面對準標記位置P’。亦即,藉由對以安裝部5中的2視野攝影機8a得到的指定晶片背面12的影像對照對準基準影像S(圖型匹配(pattern matching)),由指定晶片背面12的影像檢測與對準基準影像S同一的形狀部分。而且,由該被檢測的同一形狀部分算出背面對準標記位置P’,亦即,由對準基準影像S與背面對準標記位置P’的關係算出前述同一形狀部分中的背面對準標記位置P’。 The comparison calculation unit 91c calculates the back alignment mark position P' from the obtained image on the back side by the image of the back surface of the designated wafer 10a obtained by the comparison and the alignment reference image S. That is, the image detection and alignment of the designated wafer back surface 12 are performed by aligning the reference image S (pattern matching) with respect to the image of the designated wafer back surface 12 obtained by the two-view camera 8a in the mounting portion 5. The same shape portion of the quasi-reference image S. Then, the back alignment mark position P' is calculated from the same shape portion to be detected, that is, the position of the back alignment mark in the same shape portion is calculated from the relationship between the alignment reference image S and the back alignment mark position P'. P'.

偏移量演算部91d是演算基板20與指定晶片10a的位 置關係中的偏移量。具體上是演算現在的指定晶片10a的對準標記位置P對基板20的對準標記位置Q(現在對準標記位置Pq)與對準標記位置P對預先設定的基板20的對準標記位置Q(設定對準標記位置Pqo)之偏移量。亦即,演算安裝前的指定晶片10a之現在對準標記位置Pq與設定對準標記位置Pqo之偏移量(X,Y,θ)及安裝後的指定晶片10a之現在對準標記位置Pq與設定對準標記位置Pqo之安裝後偏移量(X’,Y’,θ’)。 The offset calculation unit 91d is a bit of the calculation substrate 20 and the designated wafer 10a. Set the offset in the relationship. Specifically, the alignment mark position Q of the current designated wafer 10a, the alignment mark position Q of the substrate 20 (now the alignment mark position Pq), and the alignment mark position P are calculated for the predetermined alignment mark position Q of the substrate 20. (Set the offset of the alignment mark position Pqo). That is, the offset between the current alignment mark position Pq and the set alignment mark position Pqo (X, Y, θ) of the designated wafer 10a before the installation and the current alignment mark position Pq of the designated wafer 10a after mounting are The post-installation offset amount (X', Y', θ') of the alignment mark position Pqo is set.

此處,現在對準標記位置Pq為在藉由2視野攝影機8a拍攝有指定晶片10a的表面11的情形下,附帶於指定晶片10a的表面11上之對準標記位置P對基板20的對準標記位置Q。而且為在拍攝有指定晶片10a的背面12的情形下,藉由對照演算部91c算出的背面對準標記位置P’對基板20的對準標記位置Q。 Here, the alignment mark position Pq is now the alignment of the alignment mark position P attached to the surface 11 of the designated wafer 10a to the substrate 20 in the case where the surface 11 of the designated wafer 10a is imaged by the 2-view camera 8a. Mark position Q. Further, in the case where the back surface 12 of the designated wafer 10a is imaged, the alignment mark position Q of the substrate 20 by the back surface alignment mark position P' calculated by the comparison calculation unit 91c.

判定部91e是判定藉由偏移量演算部91d演算的偏移量、安裝後偏移量是否位於容限(tolerance)內。具體上是判定在偏移量演算部91d中演算的偏移量、安裝後偏移量是否為記憶於記憶部91f的容許偏移量的範圍內。然後,將該判定結果輸出至主控制部91a。而且,主控制部91a根據該判定結果經由驅動控制部92驅動控制安裝頭51及安裝台52。 The determination unit 91e determines whether or not the offset amount calculated by the offset amount calculation unit 91d and the post-installation offset amount are within a tolerance. Specifically, it is determined whether or not the offset amount and the post-installation offset amount calculated by the offset amount calculation unit 91d are within the range of the allowable offset amount of the memory unit 91f. Then, the determination result is output to the main control unit 91a. Further, the main control unit 91a drives and controls the mounting head 51 and the mounting base 52 via the drive control unit 92 based on the determination result.

記憶部91f是用以儲存有各種資料,並且一時地儲存演算結果等。具體上為儲存有關於設定對準標記位置Pqo、現在對準標記位置Pq與設定對準標記位置Pqo之容 許偏移量的資料等。而且,一時地儲存有以上側及下側攝影手段41、42、2視野攝影機8a拍攝的影像資料或關於以基準影像設定部91b作成的對準基準影像S之資料。 The memory unit 91f is for storing various materials, and stores calculation results and the like at one time. Specifically, the contents of the setting alignment mark position Pqo, the current alignment mark position Pq, and the setting alignment mark position Pqo are stored. Xu offset data and so on. Further, the image data captured by the above-described side and lower side imaging means 41, 42 and 2 of the field of view camera 8a or the data of the alignment reference image S created by the reference image setting unit 91b are temporarily stored.

驅動控制部92是根據來自控制部本體的控制信號,控制晶片供給部3、晶片辨識部4、安裝部5等的各單元的驅動裝置51a、52b等。 The drive control unit 92 controls the drive devices 51a and 52b of each unit such as the wafer supply unit 3, the wafer identification unit 4, and the mounting unit 5 based on a control signal from the control unit main body.

影像處理部93是藉由對由上側及下側攝影手段41、42、2視野攝影機8a輸出的影像信號施以預定的處理,產生適合影像辨識之影像資料,輸出至控制部本體。 The image processing unit 93 applies predetermined processing to the video signals output from the upper and lower imaging devices 41, 42 and 2 to the visual field camera 8a, and generates image data suitable for image recognition, and outputs the image data to the control unit main body.

攝影裝置控制部94是根據來自控制部本體的控制信號,控制上側及下側攝影手段41、42、2視野攝影機8a的驅動。而且,也針對上側及下側攝影手段41、42的照明41d、42d進行控制。 The photographing device control unit 94 controls the driving of the upper and lower photographing means 41, 42 and the two-view camera 8a based on a control signal from the main body of the control unit. Further, the illuminations 41d and 42d of the upper and lower imaging devices 41 and 42 are also controlled.

外部裝置控制部95是控制真空泵9等的外部裝置的驅動。 The external device control unit 95 is a drive that controls an external device such as the vacuum pump 9.

輸入部96是使用鍵盤(keyboard)71或觸控面板(touch panel)72在控制部本體進行各種設定及資料輸入。具體上可由操作者側進行設定對準標記位置Pqo資料等的各種資料之設定及輸入。而且,關於在面朝上狀態下或在面朝下狀態下安裝指定晶片10a於基板20,可使用此等輸入手段進行選擇。 The input unit 96 performs various settings and data input on the main body of the control unit using a keyboard 71 or a touch panel 72. Specifically, the setting and input of various materials such as setting the alignment mark position Pqo data can be performed by the operator side. Further, the mounting of the designated wafer 10a on the substrate 20 in the face-up state or in the face-down state can be selected using these input means.

其次,針對該安裝裝置中的動作,一邊參照圖5~圖10所示的流程圖,一邊說明。 Next, the operation in the mounting device will be described with reference to the flowcharts shown in FIGS. 5 to 10.

首先,在安裝裝置進行晶片盤7的供給(步驟S1)。在 該晶片盤7複數個半導體晶片10在面朝上狀態下被承載,被由前製程中的裝置調整(set)至晶片供給部3的預定位置。 First, the supply of the wafer tray 7 is performed by the mounting device (step S1). in The wafer disk 7 is loaded with a plurality of semiconductor wafers 10 in a face-up state, and is set by a device in the front process to a predetermined position of the wafer supply portion 3.

若晶片盤7被供給至晶片供給部3則接下來,安裝的指定晶片10a是否在面朝上狀態下被安裝於基板20被判斷(步驟S2)。在本實施形態中是透過由操作者輸入的輸入資訊判斷。具體上,安裝前的準備作業若由觸控面板72透過操作者輸入有生產的安裝基板20的型(面朝上安裝、面朝下安裝),則在控制裝置90的記憶部91f以生產基板資訊被記憶。亦即,根據該生產基板資訊,指定晶片10a是否在面朝上狀態下被安裝於基板20被判斷。而且,於在面朝上狀態下安裝的情形下,在步驟S2中前進至YES的方向,晶片盤7上的指定晶片10a藉由吸附頭32a吸附保持(步驟S3)。而且,於在面朝下狀態下安裝的情形下,在步驟S2中前進至NO的方向,被保持於指定晶片10a藉由反轉工具32反轉的狀態,藉由吸附頭32a吸附保持該指定晶片10a(步驟S4)。亦即,變成在吸附頭32a,指定晶片10a的表面11在向下的狀態下被吸附保持。 When the wafer tray 7 is supplied to the wafer supply unit 3, it is determined whether or not the mounted wafer 10a to be mounted is mounted on the substrate 20 in a face-up state (step S2). In the present embodiment, it is judged by the input information input by the operator. Specifically, the preparation work before the installation is performed by the touch panel 72 through the operator inputting the type of the mounted mounting substrate 20 (face-up mounting, face-down mounting), and then producing the substrate in the memory portion 91f of the control device 90. Information is remembered. That is, it is judged whether or not the designated wafer 10a is mounted on the substrate 20 in a face-up state based on the production substrate information. Further, in the case of mounting in the face-up state, the step S2 advances to the YES direction, and the designated wafer 10a on the wafer tray 7 is suction-held by the adsorption head 32a (step S3). Further, in the case of being mounted in the face-down state, the direction proceeding to NO in step S2 is held in a state where the designated wafer 10a is reversed by the reversing tool 32, and the designation is held by the adsorption head 32a. Wafer 10a (step S4). That is, in the adsorption head 32a, the surface 11 of the designated wafer 10a is adsorbed and held in a downward state.

其次,在運送裝置6進行指定晶片10a的遞送(步驟S5)。亦即,吸附頭32a移動至運送裝置6側(在圖1中為右側),在停止於晶片供給位置(位置A)的晶片滑塊61的承載部61a承載有指定晶片10a。此時,指定晶片10a被承載於承載部61a的晶片承載區域62內。 Next, delivery of the designated wafer 10a is performed at the transport device 6 (step S5). That is, the adsorption head 32a moves to the side of the transport device 6 (on the right side in FIG. 1), and the designated wafer 10a is carried on the carrier portion 61a of the wafer slider 61 stopped at the wafer supply position (position A). At this time, the designated wafer 10a is carried in the wafer carrying region 62 of the carrying portion 61a.

若指定晶片10a之遞送至運送裝置6完成,則進行對 準基準影像S(對準標記位置資訊)的取得(步驟S6中的基準影像取得製程)。亦即,若指定晶片10a被承載於運送裝置6,則晶片滑塊61移動至晶片辨識位置(位置B),藉由在該位置中拍攝指定晶片10a,取得有指定晶片10a的對準基準影像S。 If the delivery of the designated wafer 10a to the delivery device 6 is completed, then the pair is performed. Acquisition of the quasi-reference image S (alignment mark position information) (the reference image acquisition process in step S6). That is, when the designated wafer 10a is carried on the transport device 6, the wafer slider 61 is moved to the wafer identification position (position B), and the designated wafer 10a is photographed at the position, and the alignment reference image of the designated wafer 10a is obtained. S.

具體上是依照圖6的流程圖,藉由以上側攝影手段41與下側攝影手段42同時拍攝有指定晶片10a的表面11及背面12,取得圖11所示的指定晶片表面11的角部的影像45與對應該表面11的角部的影像45之背面12的角部的影像46(步驟S21)。而且,由指定晶片表面11的影像45取得對準標記位置P(P1及P2)(步驟S22)。該對準標記位置P是藉由由指定晶片表面11的角部的影像45對照預先記憶於記憶部91f之指定晶片10a的對準標記的影像而檢測出。據此,取得指定晶片表面11的對準標記位置P。 Specifically, according to the flowchart of FIG. 6, the upper side photographing means 41 and the lower side photographing means 42 simultaneously photograph the surface 11 and the back surface 12 of the designated wafer 10a, and obtain the corners of the designated wafer surface 11 shown in FIG. The image 45 and the image 46 of the corner of the back surface 12 of the image 45 corresponding to the corner of the surface 11 (step S21). Then, the alignment mark positions P (P1 and P2) are obtained from the image 45 of the designated wafer surface 11 (step S22). The alignment mark position P is detected by the image 45 of the corner portion of the designated wafer surface 11 in comparison with the image of the alignment mark previously stored in the designated wafer 10a of the memory portion 91f. According to this, the alignment mark position P of the designated wafer surface 11 is obtained.

另一方面,由圖11(b)所示的指定晶片背面12的角部中的影像46取得背面12中的背面對準標記位置P’(步驟S23)。具體上是藉由使指定晶片背面12的角部的影像46與表面11的角部的影像45對應,算出指定晶片的背面12中的背面對準標記位置P’。亦即,上側攝影手段41與下側攝影手段42因被配置於略同軸上,故由此等上側攝影手段41與下側攝影手段42得到的影像為指定晶片10a的同一角部中的表面11及背面12的影像。因此,求該表面影像45上的指定晶片10a的端部與對準標記位置P(座標)之位置關係,以成為指定晶片10a的背面影像46中的前述 位置關係之位置當作背面對準標記位置P’(P1’,P2’)(在圖11(b)中以虛線表示)而算出。而且,使該被算出的背面對準標記位置P’與指定晶片10a的背面的影像46對應,當作對準基準影像S記憶於記憶部91f(步驟S24)。 On the other hand, the back surface alignment mark position P' in the back surface 12 is obtained from the image 46 in the corner portion of the designated wafer back surface 12 shown in Fig. 11 (b) (step S23). Specifically, the back surface alignment mark position P' in the back surface 12 of the designated wafer is calculated by associating the image 46 of the corner portion of the designated wafer back surface 12 with the image 45 of the corner portion of the surface 11. In other words, since the upper photographing means 41 and the lower photographing means 42 are disposed slightly coaxially, the image obtained by the upper photographing means 41 and the lower photographing means 42 is the surface 11 in the same corner portion of the designated wafer 10a. And the image of the back side 12. Therefore, the positional relationship between the end portion of the designated wafer 10a on the surface image 45 and the alignment mark position P (coordinate) is obtained to be the aforementioned in the back image 46 of the designated wafer 10a. The position of the positional relationship is calculated as the back alignment mark position P' (P1', P2') (indicated by a broken line in Fig. 11(b)). Then, the calculated back alignment mark position P' is associated with the image 46 on the back surface of the designated wafer 10a, and is stored in the memory portion 91f as the alignment reference image S (step S24).

若晶片辨識部4中的對準基準影像S被取得,則晶片滑塊61移動至晶片遞送位置(位置C),在安裝部5進行指定晶片10a的遞送(步驟S7)。具體上,若該晶片滑塊61停止於晶片遞送位置,則安裝頭51下降至抵接指定晶片10a,吸附被承載於晶片滑塊61之指定晶片10a。然後,安裝頭51上升至不會妨礙晶片滑塊61的移動之高度位置,在該位置中指定晶片10a於吸附保持的狀態下停止。 When the alignment reference image S in the wafer identification unit 4 is acquired, the wafer slider 61 is moved to the wafer delivery position (position C), and the delivery of the designated wafer 10a is performed at the mounting portion 5 (step S7). Specifically, if the wafer slider 61 is stopped at the wafer delivery position, the mounting head 51 is lowered to abut the designated wafer 10a, and the adsorption is carried on the designated wafer 10a of the wafer slider 61. Then, the mounting head 51 is raised to a height position which does not hinder the movement of the wafer slider 61, in which the designated wafer 10a is stopped in the state of adsorption holding.

其次,取得安裝前的指定晶片10a及基板20的影像,俾安裝指定晶片10a於基板20(步驟S8中的安裝前影像取得製程)。具體上,在位於晶片遞送位置(位置C)之晶片滑塊61移動至晶片供給位置(位置A),俾接受下一片指定晶片10a後,位於退避位置的2視野攝影機8a進入安裝頭51與安裝台52之間,以向上的攝影機拍攝吸附保持於安裝頭51之指定晶片10a,並且以向下的攝影機拍攝基板20,取得此等指定晶片10a及基板20的影像。 Next, the image of the designated wafer 10a and the substrate 20 before mounting is obtained, and the designated wafer 10a is mounted on the substrate 20 (pre-installation image acquisition process in step S8). Specifically, after the wafer slider 61 at the wafer delivery position (position C) is moved to the wafer supply position (position A), after receiving the next piece of the designated wafer 10a, the 2-view camera 8a at the retracted position enters the mounting head 51 and is mounted. Between the stages 52, the designated wafer 10a sucked and held by the mounting head 51 is photographed by an upward camera, and the substrate 20 is photographed by a downward camera to obtain images of the designated wafers 10a and 20.

然後,由得到的影像取得基板20的對準標記位置Q與指定晶片10a的對準標記位置P(安裝前對準標記位置取得製程)。具體上是藉由對照得到的基板20的影像與預先記憶於記憶部91f之基板20的對準標記的影像,取得基板 20的對準標記位置Q(步驟S9)。 Then, the alignment mark position Q of the substrate 20 and the alignment mark position P of the designated wafer 10a (pre-installation alignment mark position acquisition process) are obtained from the obtained image. Specifically, the substrate is obtained by comparing the image of the substrate 20 obtained by the comparison with the image of the alignment mark of the substrate 20 previously stored in the memory portion 91f. The alignment mark position 20 of 20 is (step S9).

而且,由得到的指定晶片10a的影像取得指定晶片10a的對準標記位置P(步驟S10)。此處,依照面朝上安裝的情形與面朝下安裝的情形,被吸附保持於安裝頭51的指定晶片10a的姿勢不同。亦即,因在面朝上安裝的情形下,指定晶片10a在面朝上狀態下被保持於安裝頭51,故在2視野攝影機8a中指定晶片10a的背面12被攝影。而且,因在面朝下安裝的情形下,指定晶片10a在面朝下狀態下被保持於安裝頭51,故在2視野攝影機8a中指定晶片10a的表面11被攝影。因此,該步驟S10的處理是依照在步驟S2中輸入的生產基板資訊為面朝上安裝或面朝下安裝而進行不同的處理。亦即,在面朝上安裝的情形下,依照圖7的流程圖進行處理,在面朝下安裝的情形下,依照圖8的流程圖進行處理。此外,在本實施形態中,依照在步驟S2中輸入的生產基板資訊自動地選擇有圖7或圖8的處理。 Then, the alignment mark position P of the designated wafer 10a is obtained from the obtained image of the designated wafer 10a (step S10). Here, the posture of the designated wafer 10a that is adsorbed and held by the mounting head 51 is different depending on the case of face-up mounting and the case of face-down mounting. That is, in the case where the face wafer 10a is mounted face up, the designated wafer 10a is held by the mounting head 51 in the face up state, so that the back surface 12 of the designated wafer 10a is photographed in the two-view camera 8a. Further, in the case where the face wafer 10a is mounted face down, the designated wafer 10a is held by the mounting head 51 in the face-down state, so that the surface 11 of the wafer 10a is photographed in the two-view camera 8a. Therefore, the processing of this step S10 is performed in accordance with the production substrate information input in step S2 being face-up mounted or face-down mounted. That is, in the case of face-up mounting, processing is performed in accordance with the flowchart of Fig. 7, and in the case of face-down mounting, processing is performed in accordance with the flowchart of Fig. 8. Further, in the present embodiment, the processing of Fig. 7 or Fig. 8 is automatically selected in accordance with the production substrate information input in step S2.

而且,在生產基板資訊為面朝上安裝的情形下,依照圖7的流程圖,首先取得藉由2視野攝影機8a取得之指定晶片10a的影像,亦即指定晶片10a的背面12的影像(步驟S31),並且進行記憶於記憶部91f之對準基準影像S的讀入(步驟S32)。然後,藉由對指定晶片10a的背面12的影像對照對準基準影像S,檢測指定晶片10a的背面12的影像中的對準基準影像S(指定晶片背面12的角部)(步驟S33)。然後,由所記憶的對準基準影像S與背面對準標記 位置P’的關係算出得到的背面12的影像中的背面對準標記位置P’(步驟S34)。然後,由該被算出的背面對準標記位置P’與基板20的對準標記位置Q的關係,以背面對準標記位置P’對基板20的對準標記位置Q當作現在對準標記位置Pq而設定(步驟S35)。 Further, in the case where the production substrate information is mounted face up, the image of the designated wafer 10a obtained by the two-view camera 8a, that is, the image of the back surface 12 of the wafer 10a is first obtained in accordance with the flowchart of FIG. S31), and reading of the alignment reference image S memorized in the memory unit 91f is performed (step S32). Then, by aligning the reference image S with respect to the image of the back surface 12 of the designated wafer 10a, the alignment reference image S (the corner portion of the wafer back surface 12) in the image of the back surface 12 of the designated wafer 10a is detected (step S33). Then, the aligned alignment image S and the back alignment mark are memorized The relationship of the position P' is calculated as the back alignment mark position P' in the obtained image of the back surface 12 (step S34). Then, from the relationship between the calculated back alignment mark position P' and the alignment mark position Q of the substrate 20, the alignment mark position Q of the substrate 20 is regarded as the current alignment mark position by the back alignment mark position P'. It is set by Pq (step S35).

此外,因在生產基板資訊為面朝下安裝的情形下,藉由2視野攝影機8a得到指定晶片10a的表面11的影像,故可直接檢測附帶於指定晶片10a的對準標記位置P。亦即,藉由圖8的流程圖取得指定晶片10a的表面11的影像(步驟S41),藉由對照該指定晶片10a的表面11的影像與預先記憶於記憶部91f之指定晶片10a的對準標記影像(步驟S42),取得指定晶片10a的對準標記位置P(步驟S43)。然後,由所算出的對準標記位置P與基板20的對準標記位置Q的關係,以對準標記位置P對基板20的對準標記位置Q當作現在對準標記位置Pq而設定(步驟S44)。 Further, in the case where the production substrate information is mounted face down, the image of the surface 11 of the designated wafer 10a is obtained by the two-view camera 8a, so that the alignment mark position P attached to the designated wafer 10a can be directly detected. That is, the image of the surface 11 of the designated wafer 10a is obtained by the flowchart of Fig. 8 (step S41), by aligning the image of the surface 11 of the designated wafer 10a with the designated wafer 10a previously memorized in the memory portion 91f. The image is marked (step S42), and the alignment mark position P of the designated wafer 10a is acquired (step S43). Then, from the relationship between the calculated alignment mark position P and the alignment mark position Q of the substrate 20, the alignment mark position Q of the substrate 20 is set as the current alignment mark position Pq with the alignment mark position P (steps) S44).

其次,安裝指定晶片10a於基板20的預定位置(步驟S11)。具體上是演算在安裝前對準標記位置取得製程中取得的現在對準標記位置Pq與設定對準標記位置Pqo之偏移量(X,Y,θ)。然後,藉由根據該偏移量驅動控制安裝台52的定位機構52b,進行調節俾現在對準標記位置Pq成為設定對準標記位置Pqo。然後,藉由在使2視野攝影機8a退避的狀態下使安裝頭51下降,安裝指定晶片10a於基板20的預定處(安裝製程)。 Next, the predetermined wafer 10a is mounted at a predetermined position of the substrate 20 (step S11). Specifically, the offset (X, Y, θ) between the current alignment mark position Pq and the set alignment mark position Pqo obtained in the alignment mark position acquisition process before the mounting is calculated. Then, by operating the positioning mechanism 52b of the control mounting table 52 in accordance with the offset amount, the adjustment 俾 is now aligned to the mark position Pq to set the alignment mark position Pqo. Then, the mounting head 51 is lowered in a state where the two-view camera 8a is retracted, and the predetermined wafer 10a is mounted on a predetermined portion of the substrate 20 (installation process).

其次,確認指定晶片10a是否被安裝於基板20的預定 位置。具體上是藉由取得指定晶片10a被安裝於基板20的狀態的影像來確認(步驟S12中的安裝後影像取得製程)。亦即,使2視野攝影機8a進入,拍攝所安裝的狀態之指定晶片10a及基板20。然後,由得到的影像取得基板20的對準標記位置Q與指定晶片10a的對準標記位置P(安裝後對準標記位置取得製程)。 Next, it is confirmed whether or not the designated wafer 10a is mounted on the substrate 20 position. Specifically, it is confirmed by acquiring an image of the state in which the designated wafer 10a is mounted on the substrate 20 (the post-installation image acquisition process in step S12). That is, the two-view camera 8a is entered, and the designated wafer 10a and the substrate 20 in the mounted state are imaged. Then, the alignment mark position Q of the substrate 20 and the alignment mark position P of the designated wafer 10a (the post-mounting alignment mark position acquisition process) are obtained from the obtained image.

亦即,藉由由得到的影像對照預先記憶於記憶部91f之基板20的對準標記的影像,取得基板的對準標記位置Q(步驟S13)。 That is, the alignment mark position Q of the substrate is obtained by comparing the image of the alignment mark of the substrate 20 previously stored in the memory portion 91f with the obtained image (step S13).

而且,由得到的影像取得指定晶片10a的對準標記位置P(步驟S14)。此處,依照安裝於基板20的指定晶片10a為面朝上安裝的情形與面朝下安裝的情形,藉由2視野攝影機8a拍攝的指定晶片10a的影像不同。亦即,在面朝上安裝的情形下指定晶片10a的表面11被攝影,在面朝下安裝的情形下指定晶片10a的背面12被攝影。因此,該步驟S14的處理是依照在步驟S2中輸入的生產基板資訊為面朝上安裝或面朝下安裝而進行不同的處理。亦即,在面朝上安裝的情形下,依照圖9的流程圖進行處理,在面朝下安裝的情形下,依照圖10的流程圖進行處理。此外,在本實施形態中,依照在步驟S2中輸入的生產基板資訊自動地選擇有圖9或圖10的處理。 Then, the alignment mark position P of the designated wafer 10a is obtained from the obtained image (step S14). Here, the image of the designated wafer 10a taken by the two-view camera 8a is different depending on the case where the designated wafer 10a mounted on the substrate 20 is mounted face up and the case where it is mounted face down. That is, the surface 11 of the designated wafer 10a is photographed in the case of face-up mounting, and the back surface 12 of the designated wafer 10a is photographed in the case of face-down mounting. Therefore, the processing of this step S14 is performed differently in accordance with the production substrate information input in step S2 for face-up mounting or face-down mounting. That is, in the case of face-up mounting, processing is performed in accordance with the flowchart of Fig. 9, and in the case of face-down mounting, processing is performed in accordance with the flowchart of Fig. 10. Further, in the present embodiment, the processing of Fig. 9 or Fig. 10 is automatically selected in accordance with the production substrate information input in step S2.

此外,因圖9中的步驟S51~S54的處理與上述的步驟S41~S44的處理一樣,圖10中的步驟S61~S65的處理與上述的步驟S31~S35的處理一樣,故此處省略說明。 In addition, since the processing of steps S51 to S54 in FIG. 9 is the same as the processing of steps S41 to S44 described above, the processing of steps S61 to S65 in FIG. 10 is the same as the processing of steps S31 to S35 described above, and thus the description thereof will be omitted.

其次,檢查指定晶片10a的安裝位置是否為容限(步驟S15)。具體上是演算安裝後的現在對準標記位置Pq(現在被安裝的指定晶片10a的對準標記位置P對在安裝後取得的基板20的對準標記位置Q)與設定對準標記位置Pqo(指定晶片10a的對準標記位置P對預先記憶於記憶部91f之基板20的對準標記位置Q)之安裝後偏移量(X’,Y’,θ’)。然後,在該安裝後偏移量為容限內的情形下,在下一個製程排出基板20,在不位於容限的情形下,將基板20當作不良品排出。 Next, it is checked whether or not the mounting position of the designated wafer 10a is the margin (step S15). Specifically, the current alignment mark position Pq after the installation (the alignment mark position P of the designated wafer 10a that is currently mounted is aligned with the alignment mark position Q of the substrate 20 obtained after mounting) and the set alignment mark position Pqo ( The post-installation offset amount (X', Y', θ') of the alignment mark position P of the wafer 10a to the alignment mark position Q) of the substrate 20 previously stored in the memory portion 91f is specified. Then, in the case where the offset amount after the mounting is within the tolerance, the substrate 20 is discharged in the next process, and the substrate 20 is discharged as a defective product without being placed in the margin.

如此,依照上述實施形態中的安裝裝置,藉由拍攝附帶有對準標記之前述指定晶片10a的表面11的角部與其背面12的角部,由得到的影像算出背面影像46中的背面對準標記位置P’,在安裝時或檢查時於指定晶片10a的表面11無法攝影的情形下,可根據表面影像45中的對準標記位置P進行安裝或檢查,而且,在指定晶片10a的表面11無法攝影的情形下,可根據所算出的背面對準標記位置P’進行安裝或檢查。因此,即使是面朝下安裝基板20與面朝上安裝基板20之任一種型的基板20均不進行設備變更或調節作業而能以共通的安裝裝置生產。而且,因由背面影像46使得對準變成可能,故與如習知般使用X線攝影裝置等辨識半導體晶片10的表面11的對準標記的情形比較,無須複雜的裝置構成,辨識對準標記的時間也變短,故可使安裝裝置的作業時間縮短。 As described above, according to the mounting apparatus of the above-described embodiment, the corner portion of the surface 11 of the designated wafer 10a with the alignment mark and the corner portion of the back surface 12 are photographed, and the back surface alignment in the back image 46 is calculated from the obtained image. The mark position P' can be mounted or inspected according to the alignment mark position P in the surface image 45 in the case where the surface 11 of the designated wafer 10a cannot be photographed at the time of mounting or inspection, and is also on the surface 11 of the designated wafer 10a. In the case where photography is impossible, the installation or inspection can be performed based on the calculated back alignment mark position P'. Therefore, even the substrate 20 of any of the face-down mounting substrate 20 and the face-up mounting substrate 20 can be produced by a common mounting device without performing equipment change or adjustment work. Moreover, since alignment is made possible by the back image 46, it is possible to recognize the alignment mark without complicated device configuration as compared with the case where the alignment mark of the surface 11 of the semiconductor wafer 10 is recognized by an X-ray apparatus or the like as is conventionally known. The time is also shortened, so that the working time of the mounting device can be shortened.

而且,因取得對準基準影像S用的上側攝影手段41 與下側攝影手段42各自具備濾光器41g、42g,故可不受到對方側的攝影手段(下側攝影手段42或上側攝影手段41)中的照明光之影響而攝影。因此,上側攝影手段41與下側攝影手段42可在各自的同時使照明41d、42d發光,拍攝指定晶片10a的表面11與背面12,故與為了避免彼此的照明光的影響而以不同的時序攝影的情形比較,可縮短指定晶片10a的攝影所需的時間,可縮短安裝裝置全體的作業時間。 Moreover, the upper side photographing means 41 for obtaining the alignment reference image S is obtained. Since the lower imaging means 42 are provided with the filters 41g and 42g, respectively, the imaging can be performed without being affected by the illumination light in the imaging means (the lower imaging means 42 or the upper imaging means 41) on the other side. Therefore, the upper photographing means 41 and the lower photographing means 42 can cause the illuminations 41d, 42d to emit light at the same time, and photograph the surface 11 and the back surface 12 of the designated wafer 10a, so that they have different timings in order to avoid the influence of the illumination light of each other. In the case of photographing, the time required for photographing the designated wafer 10a can be shortened, and the operation time of the entire mounting apparatus can be shortened.

而且,本發明的安裝裝置並非限定於上述實施形態。例如在上述實施形態中雖然是針對以藉由晶片辨識部4得到的指定晶片10a的背面12角部的影像當作對準基準影像S而設定之例子來說明,惟不限定於半導體晶片10的角部,也能以半導體晶片10的外形端部的影像當作對準基準影像S。 Further, the mounting device of the present invention is not limited to the above embodiment. For example, in the above-described embodiment, the image of the corner portion of the back surface 12 of the designated wafer 10a obtained by the wafer identification unit 4 is set as the alignment reference image S, but is not limited to the corner of the semiconductor wafer 10. The image of the end portion of the outer shape of the semiconductor wafer 10 can also be used as the alignment reference image S.

而且,在上述實施形態中對準標記位置資訊雖然是針對使用對準基準影像S的例子來說明,惟不限定於影像,使用由藉由晶片辨識部4得到的半導體晶片10的背面影像46選擇的複數個基準點(座標)者也可以。亦即,藉由以使此等基準點與對準標記位置P對應者當作對準位置資訊而設定,可由安裝時的指定晶片10a的背面影像算出背面對準標記位置P’。 Further, in the above-described embodiment, the alignment mark position information is described as an example using the alignment reference image S, but is not limited to the image, and is selected from the back image 46 of the semiconductor wafer 10 obtained by the wafer identification unit 4. A plurality of reference points (coordinates) are also available. In other words, by setting the reference point and the alignment mark position P as the alignment position information, the back alignment mark position P' can be calculated from the back surface image of the designated wafer 10a at the time of mounting.

而且,在上述實施形態中雖然是針對將上側及下側濾光器41g、42g配置於鏡盒41e、42e的外側的情形來說明,惟不限定於此,配置於CCD攝影機41c、42c與對方側照明 41d、42d之光學的路徑間,俾抑制來自對方側照明41d、42d的光藉由CCD攝影機41c、42c接收的話即可。 In the above-described embodiment, the upper and lower filters 41g and 42g are disposed outside the mirror boxes 41e and 42e. However, the present invention is not limited thereto, and the CCD cameras 41c and 42c are disposed on the other side. Side lighting Between the optical paths of 41d and 42d, the light from the counterpart illuminations 41d and 42d can be suppressed by the CCD cameras 41c and 42c.

而且,在上述實施形態中雖然是針對在安裝部5中使用2視野攝影機8a的例子來說明,惟分別配設拍攝上方的向上攝影機與拍攝下方的向下攝影機之構成也可以。 Further, in the above-described embodiment, an example in which the two-view camera 8a is used in the mounting unit 5 is described. However, the configuration may be such that an upward camera that captures the upper camera and a downward camera that captures the lower camera are disposed.

3‧‧‧晶片供給部 3‧‧‧ Wafer Supply Department

4‧‧‧晶片辨識部 4‧‧‧ wafer identification department

5‧‧‧安裝部 5‧‧‧Installation Department

6‧‧‧運送裝置 6‧‧‧Transportation device

6a‧‧‧驅動裝置 6a‧‧‧Drive

7‧‧‧晶片盤 7‧‧‧ Chip plate

8‧‧‧攝影裝置 8‧‧‧Photographing device

8a‧‧‧2視野攝影機 8a‧‧2 vision camera

9‧‧‧真空泵 9‧‧‧Vacuum pump

10‧‧‧半導體晶片 10‧‧‧Semiconductor wafer

10a‧‧‧指定晶片 10a‧‧‧Specified wafer

11‧‧‧表面 11‧‧‧ surface

12‧‧‧背面 12‧‧‧ Back

20‧‧‧基板 20‧‧‧Substrate

31‧‧‧移載頭 31‧‧‧Transfer head

31a‧‧‧頭面 31a‧‧‧ Head

32‧‧‧反轉工具 32‧‧‧Reversal tools

32a‧‧‧吸附頭 32a‧‧‧Adsorption head

32b‧‧‧吸附面 32b‧‧‧Adsorption surface

41‧‧‧上側攝影手段 41‧‧‧Upper photography

41a、42a‧‧‧攝影本體部 41a, 42a‧‧‧Photographic Body

41b、42b‧‧‧鏡子 41b, 42b‧‧‧ mirror

41c、42c‧‧‧CCD攝影機 41c, 42c‧‧‧CCD camera

41d、42d‧‧‧照明 41d, 42d‧‧‧ illumination

41e、42e‧‧‧鏡盒 41e, 42e‧‧ ‧ mirror box

41f、42f‧‧‧半反射鏡 41f, 42f‧‧‧ half mirror

41g‧‧‧上側濾光器 41g‧‧‧Upper filter

42‧‧‧下側攝影手段 42‧‧‧Bottom photography

42c‧‧‧CCD攝影機 42c‧‧‧CCD camera

42g‧‧‧下側濾光器 42g‧‧‧lower side filter

43‧‧‧支撐架 43‧‧‧Support frame

45‧‧‧表面影像 45‧‧‧Surface image

46‧‧‧背面影像 46‧‧‧Back image

51‧‧‧安裝頭 51‧‧‧Installation head

51a、51b‧‧‧驅動裝置 51a, 51b‧‧‧ drive

52‧‧‧安裝台 52‧‧‧Installation table

52a‧‧‧台表面 52a‧‧‧ surface

52b‧‧‧定位機構 52b‧‧‧ Positioning agency

61‧‧‧晶片滑塊 61‧‧‧ wafer slider

61a‧‧‧承載部 61a‧‧‧Loading Department

61b‧‧‧安裝部 61b‧‧‧Installation Department

62‧‧‧晶片承載區域 62‧‧‧ wafer bearing area

69‧‧‧運送裝置 69‧‧‧Transportation device

71‧‧‧鍵盤 71‧‧‧ keyboard

72‧‧‧觸控面板 72‧‧‧ touch panel

90‧‧‧控制裝置 90‧‧‧Control device

91‧‧‧控制本體部 91‧‧‧Control body

91a‧‧‧主控制部 91a‧‧‧Main Control Department

91b‧‧‧基準影像設定部 91b‧‧‧Digital Image Setting Department

91c‧‧‧對照演算部 91c‧‧‧Comparative Computing Department

91d‧‧‧偏移量演算部 91d‧‧‧Offset Calculation Department

91e‧‧‧判定部 91e‧‧‧Decision Department

91f‧‧‧記憶部 91f‧‧‧Memory Department

92‧‧‧驅動控制部 92‧‧‧Drive Control Department

93‧‧‧影像處理部 93‧‧‧Image Processing Department

94‧‧‧攝影裝置控制部 94‧‧‧Photographic Equipment Control Department

95‧‧‧外部裝置控制部 95‧‧‧External Device Control

96‧‧‧輸入部 96‧‧‧ Input Department

圖1是顯示與本發明有關的安裝裝置之概略圖。 BRIEF DESCRIPTION OF THE DRAWINGS Fig. 1 is a schematic view showing a mounting device relating to the present invention.

圖2是顯示晶片辨識部之擴大概略圖。 Fig. 2 is an enlarged schematic view showing a wafer identification portion.

圖3是顯示攝影手段的構成之概略圖。 Fig. 3 is a schematic view showing the configuration of a photographing means.

圖4是顯示控制裝置的控制系統之方塊圖。 Figure 4 is a block diagram showing a control system of the control device.

圖5是顯示安裝裝置全體的動作之流程圖。 Fig. 5 is a flow chart showing the operation of the entire mounting apparatus.

圖6是顯示基準影像取得製程的動作之流程圖。 Fig. 6 is a flow chart showing the operation of the reference image acquisition process.

圖7是顯示當進行面朝上安裝時,取得安裝前的指定晶片之對準標記位置的動作之流程圖。 Fig. 7 is a flow chart showing the operation of obtaining the alignment mark position of the designated wafer before mounting when the face-up mounting is performed.

圖8是顯示當進行面朝下安裝時,取得安裝前的指定晶片之對準標記位置的動作之流程圖。 Fig. 8 is a flow chart showing the operation of obtaining the alignment mark position of the designated wafer before mounting when the face-down mounting is performed.

圖9是顯示當進行了面朝上安裝時,取得安裝後的指定晶片之對準標記位置的動作之流程圖。 Fig. 9 is a flow chart showing the operation of obtaining the alignment mark position of the designated wafer after mounting when the face-up mounting is performed.

圖10是顯示當進行了面朝下安裝時,取得安裝後的指定晶片之對準標記位置的動作之流程圖。 Fig. 10 is a flow chart showing the operation of obtaining the alignment mark position of the designated wafer after mounting when the face-down mounting is performed.

圖11(a)、(b)是顯示指定晶片的角部的影像之概略圖,(a)為顯示指定晶片的表面角部的影像之圖,(b)為顯示指定晶片的背面角部的影像之圖。 11(a) and 11(b) are schematic diagrams showing an image of a corner portion of a designated wafer, wherein (a) is a view showing an image of a surface corner portion of a designated wafer, and (b) is a view showing a back corner portion of a designated wafer. Image of the image.

3‧‧‧晶片供給部 3‧‧‧ Wafer Supply Department

4‧‧‧晶片辨識部 4‧‧‧ wafer identification department

5‧‧‧安裝部 5‧‧‧Installation Department

6‧‧‧運送裝置 6‧‧‧Transportation device

7‧‧‧晶片盤 7‧‧‧ Chip plate

8‧‧‧攝影裝置 8‧‧‧Photographing device

8a‧‧‧2視野攝影機 8a‧‧2 vision camera

10‧‧‧半導體晶片 10‧‧‧Semiconductor wafer

10a‧‧‧指定晶片 10a‧‧‧Specified wafer

11‧‧‧表面 11‧‧‧ surface

12‧‧‧背面 12‧‧‧ Back

20‧‧‧基板 20‧‧‧Substrate

31‧‧‧移載頭 31‧‧‧Transfer head

31a‧‧‧頭面 31a‧‧‧ Head

32‧‧‧反轉工具 32‧‧‧Reversal tools

32a‧‧‧吸附頭 32a‧‧‧Adsorption head

32b‧‧‧吸附面 32b‧‧‧Adsorption surface

41‧‧‧上側攝影手段 41‧‧‧Upper photography

42‧‧‧下側攝影手段 42‧‧‧Bottom photography

51‧‧‧安裝頭 51‧‧‧Installation head

52‧‧‧安裝台 52‧‧‧Installation table

52a‧‧‧台表面 52a‧‧‧ surface

52b‧‧‧定位機構 52b‧‧‧ Positioning agency

Claims (8)

一種安裝裝置,係根據附帶於所供給的半導體晶片的單面之對準標記與附帶於基板之對準標記,安裝半導體晶片於基板的預定位置,其特徵包含:晶片辨識部,在保持有半導體晶片的狀態下,拍攝附帶有對準標記之該半導體晶片的表面與其背面;安裝前攝影裝置,在安裝前的半導體晶片及基板對向的狀態下拍攝該安裝前的半導體晶片的基板側的面及該基板;安裝部,進行半導體晶片的對準,安裝半導體晶片於基板;以及控制裝置,驅動控制該些裝置,其中該晶片辨識部具有:具備發光部與受光部,並且由該半導體晶片的表裏一方面側拍攝該半導體晶片之第一攝影手段;以及具有發光部與受光部,並且由與該第一攝影手段對向之側拍攝該半導體晶片之第二攝影手段,該第一攝影手段拍攝由該第一攝影手段側朝該半導體晶片照射的光之中被該半導體晶片之該第一攝影手段側的面反射的光,該第二攝影手段拍攝由該第二攝影手段側朝該半導體晶片照射的光之中被該半導體晶片之該第二攝影手段側的面反射的光,該控制裝置 在藉由該安裝前攝影裝置拍攝該安裝前的半導體晶片的基板側的面的影像為該半導體晶片的表面的情形下,根據該半導體晶片表面的對準標記位置資訊,在藉由該安裝前攝影裝置拍攝該安裝前的半導體晶片的基板側的面的影像為該半導體晶片的背面的情形下,根據藉由該晶片辨識部得到的該半導體晶片背面的影像與該半導體晶片表面的對準標記位置資訊的關係,藉由進行影像對照處理算出安裝前的半導體晶片背面中的背面對準標記位置,以該背面對準標記位置當作安裝時的對準標記位置,控制該安裝部,以便對準半導體晶片而安裝。 A mounting device for mounting a semiconductor wafer at a predetermined position on a substrate according to an alignment mark attached to one side of the supplied semiconductor wafer and an alignment mark attached to the substrate, the feature comprising: a wafer identification portion holding the semiconductor In the state of the wafer, the surface of the semiconductor wafer with the alignment mark and the back surface thereof are photographed, and the pre-mounting photographing device photographs the surface of the substrate side of the semiconductor wafer before mounting in a state where the semiconductor wafer and the substrate before the mounting are opposed to each other. And the substrate; the mounting portion, aligning the semiconductor wafer, mounting the semiconductor wafer on the substrate; and a control device for driving and controlling the devices, wherein the wafer identification portion has a light emitting portion and a light receiving portion, and is composed of the semiconductor wafer a first photographing means for photographing the semiconductor wafer on the one hand side; and a second photographing means having the light emitting portion and the light receiving portion and photographing the semiconductor wafer on the side opposite to the first photographing means, the first photographing means photographing The semiconductor crystal is irradiated by the first photographic means toward the semiconductor wafer The light reflected by the surface on the first imaging means side, the second imaging means images the light irradiated by the second imaging means side toward the semiconductor wafer, which is reflected by the surface of the semiconductor wafer on the second imaging means side. Light, the control device In the case where the image of the surface of the substrate side of the pre-installed semiconductor wafer is taken as the surface of the semiconductor wafer by the pre-mounting photographing apparatus, the position information of the alignment mark on the surface of the semiconductor wafer is used before the mounting. When the image of the surface of the semiconductor wafer on the semiconductor wafer before the mounting of the semiconductor wafer is the back surface of the semiconductor wafer, the image of the back surface of the semiconductor wafer obtained by the wafer identification portion and the alignment mark of the surface of the semiconductor wafer are obtained by the photographing device. The position information relationship is calculated by performing image matching processing to calculate the position of the back surface alignment mark in the back surface of the semiconductor wafer before mounting, and the position of the back surface alignment mark is used as the position of the alignment mark at the time of mounting, and the mounting portion is controlled so as to Installed on a quasi-semiconductor wafer. 如申請專利範圍第1項之安裝裝置,其中該晶片辨識部至少在第一攝影手段的受光部與第二攝影手段的發光部之光學的路徑間配設有抑制來自第二攝影手段的發光部的光藉由第一攝影手段的受光部接收之濾光器,至少在第二攝影手段的受光部與第一攝影手段的發光部之光學的路徑間配設有抑制來自第一攝影手段的發光部的光藉由第二攝影手段的受光部接收之濾光器。 The mounting device of claim 1, wherein the wafer identification unit is configured to suppress a light emitting portion from the second imaging means at least between an optical path of the light receiving portion of the first imaging device and the light emitting portion of the second imaging device The light received by the light receiving unit of the first imaging means is arranged to suppress the light emission from the first imaging means at least between the light receiving portion of the second imaging means and the optical path of the light emitting portion of the first imaging means. The light of the portion is received by the light receiving portion of the second imaging means. 如申請專利範圍第1項或第2項之安裝裝置,其中更具有拍攝該半導體晶片被安裝於基板的狀態之安裝後攝影裝置,該控制裝置在藉由該安裝後攝影裝置拍攝有半導體晶片的背面的情形下,算出該背面對準標記位置與基板的對準標記位置之偏移量,判定安裝狀態的好壞。 The mounting device of claim 1 or 2, further comprising a post-mounting photographing device for photographing a state in which the semiconductor wafer is mounted on the substrate, wherein the control device photographs the semiconductor wafer by the post-installation photographing device In the case of the back surface, the amount of shift between the position of the back alignment mark and the position of the alignment mark of the substrate is calculated, and the state of the mounting state is determined. 如申請專利範圍第3項之安裝裝置,其中該安裝前 攝影裝置與安裝後攝影裝置是以共通的2視野攝影機構成。 Such as the installation device of claim 3, wherein the installation The photographing device and the post-installation photographing device are constituted by a common two-view camera. 如申請專利範圍第1項或第2項之安裝裝置,其中具備使該半導體晶片表裏反轉之晶片供給部,藉由該晶片供給部,半導體晶片在面朝上狀態或面朝下狀態下被供給至該晶片辨識部。 The mounting device according to claim 1 or 2, further comprising: a wafer supply unit that reverses the surface of the semiconductor wafer, wherein the semiconductor wafer is in a face up state or a face down state It is supplied to the wafer identification unit. 如申請專利範圍第4項之安裝裝置,其中具備使該半導體晶片表裏反轉之晶片供給部,藉由該晶片供給部,半導體晶片在面朝上狀態或面朝下狀態下被供給至該晶片辨識部。 The mounting device of claim 4, comprising: a wafer supply unit that reverses the surface of the semiconductor wafer, wherein the semiconductor wafer is supplied to the wafer in a face-up state or a face-down state; Identification department. 一種安裝方法,係根據附帶於所供給的半導體晶片的單面之對準標記與附帶於基板之對準標記,安裝半導體晶片於基板的預定位置,其特徵包含:基準影像取得製程,由同時拍攝附帶有半導體晶片的對準標記之該半導體晶片的表面與其背面而得的影像,使半導體晶片表面的對準標記位置與半導體晶片背面的一部分形狀賦予關連,取得對準基準影像;安裝前影像取得製程,在使安裝前的半導體晶片與基板對向的狀態下取得該安裝前的半導體晶片的基板側的面及該基板的影像;安裝前對準標記位置取得製程,由藉由該安裝前影像取得製程得到的影像取得半導體晶片的對準標記位置與基板的對準標記位置;以及安裝製程,根據藉由該安裝前對準標記位置取得製程 得到的半導體晶片的對準標記位置與基板的對準標記位置進行半導體晶片的對準,安裝半導體晶片於基板,其中在該安裝前對準標記位置取得製程中,在藉由該安裝前影像取得製程以該安裝前的半導體晶片的基板側的面得到的影像為該半導體晶片的表面的情形下,以該半導體晶片表面的對準標記位置當作安裝時的對準標記位置,在藉由該安裝前影像取得製程以該安裝前的半導體晶片的基板側的面得到的影像為該半導體晶片的背面的情形下,根據藉由該基準影像取得製程得到的該半導體晶片背面的影像與該半導體晶片表面的對準標記位置資訊的關係,藉由進行影像對照處理算出背面對準標記位置,以該背面對準標記位置當作安裝時的對準標記位置,控制該安裝部,以便對準半導體晶片而安裝。 A mounting method is characterized in that a semiconductor wafer is mounted on a predetermined position of a substrate according to an alignment mark attached to one side of the supplied semiconductor wafer and an alignment mark attached to the substrate, and the feature includes: a reference image acquisition process, and simultaneous shooting An image obtained by attaching the alignment mark of the semiconductor wafer to the surface of the semiconductor wafer and the back surface thereof, and the alignment mark position on the surface of the semiconductor wafer is associated with a part of the shape of the back surface of the semiconductor wafer to obtain an alignment reference image; The process of obtaining the image on the substrate side of the semiconductor wafer before mounting and the image of the substrate in a state in which the semiconductor wafer before mounting is opposed to the substrate; and preparing the alignment mark position before mounting, by using the pre-installation image Obtaining an image obtained by the process to obtain an alignment mark position of the semiconductor wafer and an alignment mark position of the substrate; and an installation process, and obtaining a process according to the position of the alignment mark by the pre-installation Aligning the alignment mark position of the obtained semiconductor wafer with the alignment mark position of the substrate, and mounting the semiconductor wafer on the substrate, wherein the pre-installation alignment mark position obtaining process is performed by the pre-installation image In the case where the image obtained by the surface of the substrate side of the semiconductor wafer before the mounting is the surface of the semiconductor wafer, the position of the alignment mark on the surface of the semiconductor wafer is regarded as the position of the alignment mark at the time of mounting, by In the pre-installation image acquisition process, when the image obtained on the substrate side surface of the semiconductor wafer before the mounting is the back surface of the semiconductor wafer, the image of the back surface of the semiconductor wafer obtained by the reference image acquisition process and the semiconductor wafer The position of the alignment mark position information of the surface is calculated by performing image matching processing to calculate the position of the back alignment mark, and the position of the back alignment mark is regarded as the position of the alignment mark at the time of mounting, and the mounting portion is controlled to align the semiconductor wafer And install. 如申請專利範圍第7項之安裝方法,其中更具有:安裝後影像取得製程,在該安裝製程後拍攝安裝後的半導體晶片及基板,取得半導體晶片的影像與基板的影像;安裝後對準標記位置取得製程,由藉由該安裝後影像取得製程得到的影像取得被安裝於基板的半導體晶片的對準標記位置與基板的對準標記位置;以及檢查製程,根據藉由該安裝後對準標記位置取得製程得到的半導體晶片的對準標記位置與基板的對準標記位置,檢查半導體晶片是否被安裝於基板的預定位置,其中在該安裝後對準標記位置取得製程中,藉由在取得有半導體晶片的背面的影像的情形下,根據該對準基準 影像進行影像對照處理,算出背面對準標記位置,以該背面對準標記位置當作對準標記位置。 For example, the installation method of the seventh application of the patent scope further includes: an image acquisition process after installation, and after the installation process, photographing the mounted semiconductor wafer and the substrate to obtain an image of the semiconductor wafer and the image of the substrate; a position acquisition process for obtaining an alignment mark position of the semiconductor wafer mounted on the substrate and an alignment mark position of the substrate by the image obtained by the post-installation image acquisition process; and an inspection process according to the post-installation alignment mark Positioning the alignment mark position of the semiconductor wafer obtained by the process and the alignment mark position of the substrate, and checking whether the semiconductor wafer is mounted on the predetermined position of the substrate, wherein the post-installation alignment mark position is obtained in the process, In the case of an image of the back side of a semiconductor wafer, according to the alignment reference The image is subjected to image matching processing to calculate the position of the back alignment mark, and the position of the back alignment mark is regarded as the alignment mark position.
TW096133791A 2006-10-27 2007-09-11 Installation device and installation method of semiconductor wafer TWI397147B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2006292887A JP4838095B2 (en) 2006-10-27 2006-10-27 Semiconductor chip mounting apparatus and mounting method

Publications (2)

Publication Number Publication Date
TW200822275A TW200822275A (en) 2008-05-16
TWI397147B true TWI397147B (en) 2013-05-21

Family

ID=39442136

Family Applications (1)

Application Number Title Priority Date Filing Date
TW096133791A TWI397147B (en) 2006-10-27 2007-09-11 Installation device and installation method of semiconductor wafer

Country Status (3)

Country Link
JP (1) JP4838095B2 (en)
KR (1) KR101390890B1 (en)
TW (1) TWI397147B (en)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103545236A (en) * 2013-11-12 2014-01-29 江苏艾科瑞思封装自动化设备有限公司 Automatic aligning mechanism of chip packing machine, chip packing machine including automatic aligning mechanism and automatic aligning method
CN106153629A (en) * 2015-04-27 2016-11-23 昆山市和博电子科技有限公司 Flow path device for detection with cut crystal resistance
CN107849167B (en) 2015-06-22 2021-02-23 丸善石油化学株式会社 Method for producing polymer for electronic material and polymer for electronic material obtained by the production method
JP6717630B2 (en) * 2016-03-29 2020-07-01 芝浦メカトロニクス株式会社 Electronic component mounting equipment
JP6942829B2 (en) * 2016-03-29 2021-09-29 芝浦メカトロニクス株式会社 Electronic component mounting device
KR102429362B1 (en) * 2017-04-27 2022-08-04 엘지전자 주식회사 Method for manufacturing display device using semiconductor light emitting device
JP6902974B2 (en) * 2017-09-19 2021-07-14 芝浦メカトロニクス株式会社 Electronic component mounting device and mounting method
CN110970321B (en) * 2018-09-30 2022-06-10 上海微电子装备(集团)股份有限公司 Chip mounting equipment and chip mounting method
JP2020136361A (en) * 2019-02-14 2020-08-31 ファスフォードテクノロジ株式会社 Mounting device and manufacturing method of semiconductor device
JP7307323B2 (en) * 2019-05-28 2023-07-12 澁谷工業株式会社 bonding equipment
JP2020120132A (en) * 2020-04-28 2020-08-06 パナソニックIpマネジメント株式会社 Component placement device
WO2022014451A1 (en) * 2020-07-13 2022-01-20 東レエンジニアリング株式会社 Mounting device and mounting method
WO2024005222A1 (en) * 2022-06-28 2024-01-04 엘지전자 주식회사 Apparatus for manufacturing micro led display

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0917830A (en) * 1995-06-27 1997-01-17 Canon Inc Wire bonding inspection device
JP2003142892A (en) * 2001-11-05 2003-05-16 Toray Eng Co Ltd Method and apparatus for mounting
TW200421500A (en) * 2003-02-06 2004-10-16 Shinkawa Kk Die bonding method and device

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4517533B2 (en) * 2001-04-27 2010-08-04 ソニー株式会社 Component mounting method and component mounting apparatus

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0917830A (en) * 1995-06-27 1997-01-17 Canon Inc Wire bonding inspection device
JP2003142892A (en) * 2001-11-05 2003-05-16 Toray Eng Co Ltd Method and apparatus for mounting
TW200421500A (en) * 2003-02-06 2004-10-16 Shinkawa Kk Die bonding method and device

Also Published As

Publication number Publication date
KR101390890B1 (en) 2014-04-30
JP4838095B2 (en) 2011-12-14
TW200822275A (en) 2008-05-16
KR20080038013A (en) 2008-05-02
JP2008109057A (en) 2008-05-08

Similar Documents

Publication Publication Date Title
TWI397147B (en) Installation device and installation method of semiconductor wafer
US7251883B2 (en) Electronic-component alignment method and apparatus therefor
US9374936B2 (en) Workpiece mounting apparatus
KR100772843B1 (en) Apparatus and method to align wafer
JP4883181B2 (en) Component mounting method
TWI626699B (en) Vision inspection device
JP6382390B2 (en) Vision inspection device
TWI678746B (en) Semiconductor manufacturing device and method for manufacturing semiconductor device
JP4122170B2 (en) Component mounting method and component mounting apparatus
JP2012248717A (en) Position recognition camera and position recognition device
JPH04206746A (en) Bonding method and device
JP6475165B2 (en) Mounting device
JP6110167B2 (en) Die recognition means, die recognition method and die bonder
JP6836938B2 (en) Manufacturing method of die bonding equipment and semiconductor equipment
JP2014179560A (en) Oblique recognition camera and die bonder
CN115136579B (en) Image correction method, imaging device and inspection device
JP2012114239A (en) Apparatus and method for mounting component
JP4901451B2 (en) Component mounting equipment
JPH11330109A (en) Device and method for packaging element
JP5183991B2 (en) Position confirmation device and position confirmation method
JP4237718B2 (en) Electronic component mounting apparatus and mounting method
TWI834875B (en) Joining device and joining method
JP4102990B2 (en) Bonding method and apparatus
JP5663869B2 (en) Device, mounting apparatus and method
WO2023188500A1 (en) Position alignment device, position alignment method, bonding device, bonding method, and method for manufacturing semiconductor device