TWI374540B - Tic as a thermally stable p-metal carbide on high k sio2 gate stacks - Google Patents
Tic as a thermally stable p-metal carbide on high k sio2 gate stacks Download PDFInfo
- Publication number
- TWI374540B TWI374540B TW095100287A TW95100287A TWI374540B TW I374540 B TWI374540 B TW I374540B TW 095100287 A TW095100287 A TW 095100287A TW 95100287 A TW95100287 A TW 95100287A TW I374540 B TWI374540 B TW I374540B
- Authority
- TW
- Taiwan
- Prior art keywords
- type semiconductor
- semiconductor structure
- interface layer
- dielectric material
- tic
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/60—Electrodes characterised by their materials
- H10D64/66—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes
- H10D64/667—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes the conductor comprising a layer of alloy material, compound material or organic material contacting the insulator, e.g. TiN workfunction layers
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C14/00—Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material
- C23C14/0021—Reactive sputtering or evaporation
- C23C14/0036—Reactive sputtering
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C14/00—Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material
- C23C14/06—Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material characterised by the coating material
- C23C14/0635—Carbides
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/01—Manufacture or treatment
- H10D64/013—Manufacture or treatment of electrodes having a conductor capacitively coupled to a semiconductor by an insulator
- H10D64/01302—Manufacture or treatment of electrodes having a conductor capacitively coupled to a semiconductor by an insulator the insulator being formed after the semiconductor body, the semiconductor being silicon
- H10D64/01304—Manufacture or treatment of electrodes having a conductor capacitively coupled to a semiconductor by an insulator the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
- H10D64/01318—Manufacture or treatment of electrodes having a conductor capacitively coupled to a semiconductor by an insulator the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the conductor comprising a layer of alloy material, compound material or organic material contacting the insulator, e.g. TiN
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/60—Electrodes characterised by their materials
- H10D64/66—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes
- H10D64/667—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes the conductor comprising a layer of alloy material, compound material or organic material contacting the insulator, e.g. TiN workfunction layers
- H10D64/669—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes the conductor comprising a layer of alloy material, compound material or organic material contacting the insulator, e.g. TiN workfunction layers the conductor further comprising additional layers of alloy material, compound material or organic material, e.g. TaN/TiAlN
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/01—Manufacture or treatment
- H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
- H10D30/0212—Manufacture or treatment of FETs having insulated gates [IGFET] using self-aligned silicidation
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/60—Electrodes characterised by their materials
- H10D64/66—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes
- H10D64/68—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes characterised by the insulator, e.g. by the gate insulator
- H10D64/681—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes characterised by the insulator, e.g. by the gate insulator having a compositional variation, e.g. multilayered
- H10D64/685—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes characterised by the insulator, e.g. by the gate insulator having a compositional variation, e.g. multilayered being perpendicular to the channel plane
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/60—Electrodes characterised by their materials
- H10D64/66—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes
- H10D64/68—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes characterised by the insulator, e.g. by the gate insulator
- H10D64/691—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes characterised by the insulator, e.g. by the gate insulator comprising metallic compounds, e.g. metal oxides or metal silicates
Landscapes
- Chemical & Material Sciences (AREA)
- Organic Chemistry (AREA)
- Engineering & Computer Science (AREA)
- Materials Engineering (AREA)
- Mechanical Engineering (AREA)
- Metallurgy (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Electrodes Of Semiconductors (AREA)
- Thin Film Transistor (AREA)
- Electroluminescent Light Sources (AREA)
- Physical Vapour Deposition (AREA)
- Carbon And Carbon Compounds (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US11/034,597 US7667277B2 (en) | 2005-01-13 | 2005-01-13 | TiC as a thermally stable p-metal carbide on high k SiO2 gate stacks |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| TW200629539A TW200629539A (en) | 2006-08-16 |
| TWI374540B true TWI374540B (en) | 2012-10-11 |
Family
ID=36678065
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW095100287A TWI374540B (en) | 2005-01-13 | 2006-01-04 | Tic as a thermally stable p-metal carbide on high k sio2 gate stacks |
Country Status (8)
| Country | Link |
|---|---|
| US (2) | US7667277B2 (https=) |
| EP (1) | EP1842240B1 (https=) |
| JP (2) | JP5241237B2 (https=) |
| CN (1) | CN101443918B (https=) |
| AT (1) | ATE475195T1 (https=) |
| DE (1) | DE602005022493D1 (https=) |
| TW (1) | TWI374540B (https=) |
| WO (1) | WO2006076086A2 (https=) |
Families Citing this family (19)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4764030B2 (ja) * | 2005-03-03 | 2011-08-31 | 株式会社東芝 | 半導体装置及びその製造方法 |
| US7425497B2 (en) * | 2006-01-20 | 2008-09-16 | International Business Machines Corporation | Introduction of metal impurity to change workfunction of conductive electrodes |
| US7611751B2 (en) * | 2006-11-01 | 2009-11-03 | Asm America, Inc. | Vapor deposition of metal carbide films |
| US7989902B2 (en) * | 2009-06-18 | 2011-08-02 | International Business Machines Corporation | Scavenging metal stack for a high-k gate dielectric |
| US20100327364A1 (en) * | 2009-06-29 | 2010-12-30 | Toshiba America Electronic Components, Inc. | Semiconductor device with metal gate |
| US9490179B2 (en) | 2010-05-21 | 2016-11-08 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor element and semiconductor device |
| AU2011262653B2 (en) * | 2010-06-09 | 2016-06-16 | Samsung Electronics Co., Ltd. | Mobile communication system and packet control method in the mobile communication system |
| JP6061858B2 (ja) * | 2010-10-07 | 2017-01-18 | ジョージア・テック・リサーチ・コーポレーション | 電界効果トランジスタおよびその製造方法 |
| US8318550B2 (en) * | 2011-04-08 | 2012-11-27 | Micron Technology, Inc. | Multilayer select devices and methods related thereto |
| US9269580B2 (en) * | 2011-06-27 | 2016-02-23 | Cree, Inc. | Semiconductor device with increased channel mobility and dry chemistry processes for fabrication thereof |
| JP2013175593A (ja) * | 2012-02-24 | 2013-09-05 | Rohm Co Ltd | 半導体装置およびその製造方法 |
| CN103594343A (zh) * | 2012-08-13 | 2014-02-19 | 中芯国际集成电路制造(上海)有限公司 | 高k膜的制作方法及晶体管的形成方法 |
| US9679984B2 (en) * | 2012-11-07 | 2017-06-13 | Taiwan Semiconductor Manufacturing Company, Ltd. | Metal gate structure with multi-layer composition |
| US9312136B2 (en) | 2014-03-06 | 2016-04-12 | International Business Machines Corporation | Replacement metal gate stack for diffusion prevention |
| US9449887B2 (en) | 2014-12-08 | 2016-09-20 | Globalfoundries Inc. | Method of forming replacement gate PFET having TiALCO layer for improved NBTI performance |
| WO2016105402A1 (en) * | 2014-12-23 | 2016-06-30 | Intel Corporation | Via blocking layer |
| CN110349915B (zh) * | 2019-07-12 | 2021-07-30 | 中国科学院微电子研究所 | 一种半导体器件制备方法及制备得到的半导体器件 |
| CN113025032B (zh) * | 2021-03-09 | 2022-04-15 | 电子科技大学 | 一种高介电性能自愈合聚氨酯复合材料及其制备的方法和制动应用 |
| US20230028460A1 (en) * | 2021-07-23 | 2023-01-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Forming Silicon-Containing Material Over Metal Gate To Reduce Loading Between Long Channel And Short Channel Transistors |
Family Cites Families (27)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CA2014296C (en) * | 1989-04-21 | 2000-08-01 | Nobuo Mikoshiba | Integrated circuit |
| GB2286723B (en) * | 1992-12-11 | 1997-01-08 | Intel Corp | A mos transistor having a composite gate electrode and method of fabrication |
| US5470661A (en) * | 1993-01-07 | 1995-11-28 | International Business Machines Corporation | Diamond-like carbon films from a hydrocarbon helium plasma |
| JPH0715014A (ja) | 1993-06-18 | 1995-01-17 | Kobe Steel Ltd | Mos型電界効果トランジスタのゲート電極形成方法 |
| JPH0799318A (ja) * | 1993-09-28 | 1995-04-11 | Kobe Steel Ltd | ダイヤモンド薄膜電界効果トランジスタ及びその製造方法 |
| KR0147626B1 (ko) * | 1995-03-30 | 1998-11-02 | 김광호 | 타이타늄 카본 나이트라이드 게이트전극 형성방법 |
| US6388272B1 (en) * | 1996-03-07 | 2002-05-14 | Caldus Semiconductor, Inc. | W/WC/TAC ohmic and rectifying contacts on SiC |
| US6020024A (en) * | 1997-08-04 | 2000-02-01 | Motorola, Inc. | Method for forming high dielectric constant metal oxides |
| KR100424853B1 (ko) * | 1998-07-31 | 2004-03-27 | 호야 가부시키가이샤 | 포토마스크 블랭크, 포토마스크, 이들의 제조방법 및미세패턴의 형성방법 |
| JP2000208720A (ja) * | 1999-01-13 | 2000-07-28 | Lucent Technol Inc | 電子デバイス、momキャパシタ、mosトランジスタ、拡散バリア層 |
| JP2001326348A (ja) * | 2000-05-16 | 2001-11-22 | Mitsubishi Electric Corp | 半導体装置の製造方法及び半導体装置 |
| US7374738B2 (en) * | 2001-10-11 | 2008-05-20 | Arizona Board Of Regents, Acting For And On Behalf Of, Arizona State University | Superhard dielectric compounds and methods of preparation |
| US6858500B2 (en) | 2002-01-16 | 2005-02-22 | Fuji Electric Co., Ltd. | Semiconductor device and its manufacturing method |
| JP2004186295A (ja) * | 2002-12-02 | 2004-07-02 | Semiconductor Leading Edge Technologies Inc | 半導体装置 |
| JP2004247474A (ja) * | 2003-02-13 | 2004-09-02 | Fujitsu Ltd | 半導体装置及びその製造方法並びに成膜方法 |
| JP4489368B2 (ja) * | 2003-03-24 | 2010-06-23 | 株式会社日立製作所 | 半導体装置およびその製造方法 |
| JP3974547B2 (ja) * | 2003-03-31 | 2007-09-12 | 株式会社東芝 | 半導体装置および半導体装置の製造方法 |
| US6890807B2 (en) | 2003-05-06 | 2005-05-10 | Intel Corporation | Method for making a semiconductor device having a metal gate electrode |
| JP4229762B2 (ja) * | 2003-06-06 | 2009-02-25 | Necエレクトロニクス株式会社 | 半導体装置の製造方法 |
| JP3834564B2 (ja) * | 2003-06-13 | 2006-10-18 | シャープ株式会社 | 半導体装置及びその製造方法 |
| US7030430B2 (en) * | 2003-08-15 | 2006-04-18 | Intel Corporation | Transition metal alloys for use as a gate electrode and devices incorporating these alloys |
| US20050081781A1 (en) * | 2003-10-17 | 2005-04-21 | Taiwan Semiconductor Manufacturing Co. | Fully dry, Si recess free process for removing high k dielectric layer |
| US6974764B2 (en) * | 2003-11-06 | 2005-12-13 | Intel Corporation | Method for making a semiconductor device having a metal gate electrode |
| US6893927B1 (en) * | 2004-03-22 | 2005-05-17 | Intel Corporation | Method for making a semiconductor device with a metal gate electrode |
| US7074680B2 (en) * | 2004-09-07 | 2006-07-11 | Intel Corporation | Method for making a semiconductor device having a high-k gate dielectric |
| JP2006080354A (ja) * | 2004-09-10 | 2006-03-23 | Toshiba Corp | Mis型fetの製造方法 |
| US7381608B2 (en) * | 2004-12-07 | 2008-06-03 | Intel Corporation | Method for making a semiconductor device with a high-k gate dielectric and a metal gate electrode |
-
2005
- 2005-01-13 US US11/034,597 patent/US7667277B2/en not_active Expired - Fee Related
- 2005-12-02 WO PCT/US2005/043552 patent/WO2006076086A2/en not_active Ceased
- 2005-12-02 AT AT05826022T patent/ATE475195T1/de not_active IP Right Cessation
- 2005-12-02 CN CN2005800465224A patent/CN101443918B/zh not_active Expired - Fee Related
- 2005-12-02 EP EP05826022A patent/EP1842240B1/en not_active Expired - Lifetime
- 2005-12-02 JP JP2007551253A patent/JP5241237B2/ja not_active Expired - Fee Related
- 2005-12-02 DE DE602005022493T patent/DE602005022493D1/de not_active Expired - Lifetime
-
2006
- 2006-01-04 TW TW095100287A patent/TWI374540B/zh not_active IP Right Cessation
-
2009
- 2009-08-14 US US12/541,575 patent/US8288237B2/en not_active Expired - Fee Related
-
2012
- 2012-05-10 JP JP2012108582A patent/JP5511889B2/ja not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| JP2008530769A (ja) | 2008-08-07 |
| WO2006076086A3 (en) | 2009-04-16 |
| WO2006076086A2 (en) | 2006-07-20 |
| CN101443918B (zh) | 2011-07-06 |
| JP2012191220A (ja) | 2012-10-04 |
| EP1842240A2 (en) | 2007-10-10 |
| EP1842240A4 (en) | 2009-10-14 |
| JP5511889B2 (ja) | 2014-06-04 |
| ATE475195T1 (de) | 2010-08-15 |
| US20100015790A1 (en) | 2010-01-21 |
| EP1842240B1 (en) | 2010-07-21 |
| CN101443918A (zh) | 2009-05-27 |
| US7667277B2 (en) | 2010-02-23 |
| JP5241237B2 (ja) | 2013-07-17 |
| DE602005022493D1 (de) | 2010-09-02 |
| TW200629539A (en) | 2006-08-16 |
| US20060163630A1 (en) | 2006-07-27 |
| US8288237B2 (en) | 2012-10-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TWI374540B (en) | Tic as a thermally stable p-metal carbide on high k sio2 gate stacks | |
| US11728414B2 (en) | Semiconductor device including a Fin-FET and method of manufacturing the same | |
| CN1294648C (zh) | 制造多重阈值的方法和工艺 | |
| US7521346B2 (en) | Method of forming HfSiN metal for n-FET applications | |
| US7611979B2 (en) | Metal gates with low charge trapping and enhanced dielectric reliability characteristics for high-k gate dielectric stacks | |
| JP5270086B2 (ja) | pFET材料としての金属酸窒化物を用いた半導体構造およびその製造方法 | |
| KR101586404B1 (ko) | 도핑된 실리콘-포함 캡핑 층들을 갖는 금속 산화물 반도체 디바이스들 및 그를 제조하는 방법 | |
| CN101207086B (zh) | 半导体结构的形成方法 | |
| TW200843110A (en) | Semiconductor device manufacturing method and semiconductor device | |
| TW200818334A (en) | Semiconductor fabrication method, method of forming a strained semiconductor structure | |
| TW201017757A (en) | Method of fabricating a semiconductor device | |
| US9478468B1 (en) | Dual metal contact scheme for CMOS devices | |
| TWI478244B (zh) | 具有經摻雜之含矽蓋層的金氧半導體裝置及其製造方法 | |
| JP2006012900A (ja) | 半導体装置およびその製造方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| MM4A | Annulment or lapse of patent due to non-payment of fees |