TWI332790B - Image sensor module with a three-dimensional dies-stacking structure - Google Patents

Image sensor module with a three-dimensional dies-stacking structure Download PDF

Info

Publication number
TWI332790B
TWI332790B TW096121327A TW96121327A TWI332790B TW I332790 B TWI332790 B TW I332790B TW 096121327 A TW096121327 A TW 096121327A TW 96121327 A TW96121327 A TW 96121327A TW I332790 B TWI332790 B TW I332790B
Authority
TW
Taiwan
Prior art keywords
image sensing
die
sensing module
image
stacked structure
Prior art date
Application number
TW096121327A
Other languages
English (en)
Other versions
TW200849982A (en
Inventor
Shu Ming Chang
Tzu Ying Kuo
Chia Wen Chiang
Hsiang Hung Chang
Original Assignee
Ind Tech Res Inst
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ind Tech Res Inst filed Critical Ind Tech Res Inst
Priority to TW096121327A priority Critical patent/TWI332790B/zh
Priority to US12/010,617 priority patent/US7663231B2/en
Publication of TW200849982A publication Critical patent/TW200849982A/zh
Application granted granted Critical
Publication of TWI332790B publication Critical patent/TWI332790B/zh

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144Devices controlled by radiation
    • H01L27/146Imager structures
    • H01L27/14601Structural or functional details thereof
    • H01L27/14618Containers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/18High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L24/19Manufacturing methods of high density interconnect preforms
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/18High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L24/23Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L24/24Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93Batch processes
    • H01L24/95Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0657Stacked arrangements of devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/16Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144Devices controlled by radiation
    • H01L27/146Imager structures
    • H01L27/14601Structural or functional details thereof
    • H01L27/14634Assemblies, i.e. Hybrid structures
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2223/00Details relating to semiconductor or other solid state devices covered by the group H01L23/00
    • H01L2223/58Structural electrical arrangements for semiconductor devices not otherwise provided for
    • H01L2223/64Impedance arrangements
    • H01L2223/66High-frequency adaptations
    • H01L2223/6661High-frequency adaptations for passive devices
    • H01L2223/6677High-frequency adaptations for passive devices for antenna, e.g. antenna included within housing of semiconductor device
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/05005Structure
    • H01L2224/05008Bonding area integrally formed with a redistribution layer on the semiconductor or solid-state body, e.g.
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/0502Disposition
    • H01L2224/05026Disposition the internal layer being disposed in a recess of the surface
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/05099Material
    • H01L2224/051Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0556Disposition
    • H01L2224/0557Disposition the external layer being disposed on a via connection of the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0556Disposition
    • H01L2224/05571Disposition the external layer being disposed in a recess of the surface
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/12105Bump connectors formed on an encapsulation of the semiconductor or solid-state body, e.g. bumps on chip-scale packages
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/24Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H01L2224/241Disposition
    • H01L2224/24135Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/24145Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32135Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/32145Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73267Layer and HDI connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92Specific sequence of method steps
    • H01L2224/922Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
    • H01L2224/9222Sequential connecting processes
    • H01L2224/92242Sequential connecting processes the first connecting process involving a layer connector
    • H01L2224/92244Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a build-up interconnect
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93Batch processes
    • H01L2224/95Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L2224/97Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06527Special adaptation of electrical connections, e.g. rewiring, engineering changes, pressure contacts, layout
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06541Conductive via connections through the device, e.g. vertical interconnects, through silicon via [TSV]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06582Housing for the assembly, e.g. chip scale package [CSP]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/12Passive devices, e.g. 2 terminal devices
    • H01L2924/1204Optical Diode
    • H01L2924/12041LED
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/153Connection portion
    • H01L2924/1531Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191Disposition
    • H01L2924/19101Disposition of discrete passive components
    • H01L2924/19102Disposition of discrete passive components in a stacked assembly with the semiconductor or solid state device
    • H01L2924/19103Disposition of discrete passive components in a stacked assembly with the semiconductor or solid state device interposed between the semiconductor or solid-state device and the die mounting substrate, i.e. chip-on-passive
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191Disposition
    • H01L2924/19101Disposition of discrete passive components
    • H01L2924/19102Disposition of discrete passive components in a stacked assembly with the semiconductor or solid state device
    • H01L2924/19104Disposition of discrete passive components in a stacked assembly with the semiconductor or solid state device on the semiconductor or solid-state device, i.e. passive-on-chip

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Electromagnetism (AREA)
  • Manufacturing & Machinery (AREA)
  • Solid State Image Pick-Up Elements (AREA)

Description

1332790 九、發明說明: 【發明所屬之技術領域】 本發明係關於一種影像感測模組之構裝結構;特別是 有關於一種具晶粒三維堆疊結構之影像感測模組構裝結 構。 【先前技術】 影像感測器已經被廣泛的應用在照相手機、照相機、 醫療診斷與保全監視方面,其中應用在可攜式與醫療產品 時,輕薄短小與減少能量損耗並降低製造成本一直是市場 的般切需求。已知的影像感測器構裝結構有以下幾種:美 國專利第6,646,289號第十一 A圖揭露一種影像感測器的 晶圓級封裝結構’係利用一重分佈導線層(Redistributed layer)將導線從晶粒邊緣重分佈到晶背,並用兩層玻璃夾住 該影像感測器;美國專利第5,051,802號第三圖揭露一種 影像感測器,係將影像感測器磨得非常薄,以致於從晶背 即可感光;美國專利第7,061,106號第一圖揭露一種影像 感測模組,係利用一插入元件(interposer)將一影像感測器 與其它晶粒作電性連接,並且將透鏡元件連接於該插入元 件上方;美國專利第6,429,036號第二圖揭露一種影像感 測器’係將保護該影像感測器的上蓋基材鑽孔形成電性導 通孔,以將電路外引,再利用錫球或金屬層接合方式將該 上蓋基材與該影像感測器作電性連接。 上述傳統影像感測器構裝方式係採半導體二維晶粒構 裝與線路連接方式,不僅電性連接距離較長,整體組裝模 組亦佔據較大面積,已經不符合未來產品朝輕薄短小、省 電與高效能的需求趨勢。因此,若將二維之晶粒導線佈局 5 1 J JZ/ i 方式改為三維的連接方式, 所遭遇的技術缺失。 將可以克服傳統二維構裝方式 【發明内容】 本發明提供-種具晶粒三維 二像處 建立垂直與水平的電性連接,以縮短
==模組的電性連接距離,並於該影像感測模組背 面形成錫球凸塊’使該影像感測模組直接峰於一電路板 上0
本發明提供的-種具晶粒三維堆疊結構之影像感測模 組,係包括至少一個影像感測晶粒、至少一個影像處理晶 粒、,一透光基材及複數個導電性銲墊。該影像感測晶粒與 該影像處理晶粒係上下堆疊接合,其中該影像感測晶粒之 一感測面朝上,該影像感測晶粒具有複數條垂直導線,藉 此以與該影像處理晶粒建立垂直與水平的電性導通。該透 光基材形成於該影像感測晶粒之該感測面上方,及該等導 電性銲墊形成於該影像感測模組背面。 本發明上述之影像感測模組係具有晶圓級構裝架構及 晶粒三維堆疊結構,可縮短該影像感測模組的電性連接距 離及降低該影像感測模組的整體組裝面積及高度,進而有 效增加單位面積的元件密度。 本發明前述之影像感測模組亦可結合並堆疊無線射 頻元件(RF component)、發光二極體元件、天線等主、被 動元件’以進一步提供無線傳輸與自我照明之功能。 【實施方式】 6 1332790 本發明具晶粒三維堆疊結構之影像感測模組係利用 三維晶圓級構裝之製造方式完成。以下就一實施例舉例說 明本發明具晶粒三維堆疊結構之影像感測模組的晶圓級構 裝製造方法。 第二圖係本發明具晶粒三維堆疊結構之影像感測模 組之第一具體實施例的結構截面示意圖。第一 A圖至第一 I圖係第二圖之具晶粒三維堆疊結構之影像感測模組20的 各製程步驟對應的結構截面示意圖。首先,參第一 A圖, 分別提供一透光基材10與一影像感測器晶圓12 »該透光 基材10可以是一玻璃基材或高分子基材。該影像感測器晶 圓12包含複數個影像感測晶粒12a,例如CMOS影像感測 晶粒,每一該影像感測晶粒12a具有·一感光區域121及複 數金屬層122形成於其上表面,以及複數個金屬銲墊123, 例如鋁墊,分別形成於一該金屬層122下方該影像感測晶 粒12a中,並與該金屬層122電性接觸《本發明利用黏著 層101將該透光基材10下表面與該影像感測器晶圓12上 表面接合在一起,該黏著層101可以是無機材料、高分子 材料或其等組合成之材料,以形成第一 B圖之結構,該透 光基材10係用以保護每一該影像感測晶粒12a。接著’仍 參第一 B圖,利用研磨方式(grinding)薄化該影像感測器晶 圓12之背面。參第一 C圖,利用晶粒黏著薄膜(die attach film) 142將複數個影像處理晶粒14以正面朝上方式分別 堆疊接合於每一該影像感測晶粒12a下表面。每一該影像 處理晶粒14之下表面形成有複數個銲墊143。參第一 D 圖,利用雷射鑽孔或蝕刻方式於該影像感測器晶圓12内形 成複數個導通孔(Through Silicon Via, TSV) 124,每一該導 通孔124係貫通該影像感測器晶圓12直至一該金屬層 1332790 122。參第一 E圖,將一絕緣層材料16以塗佈或壓合方式 内埋該等影像處理晶粒14,並且該絕緣層材料16填入該 影像感測器晶圓12的該等導通孔124内。參第—F圖, 形成袓數個介層洞161及162,每一該介層洞161貫通該
絕緣層材料16與該影像感測器晶圓12之一該導通孔124 直至該金屬層122。每一該介層洞162穿經該絕緣層材料 16直至每一該影像處理晶粒14之一該銲墊143。接著,參 第一 G圖,以賤鐘或無電極電鍵方式或電鑛方式將導電性 材料例如金屬填入該等介層洞161及162内,以形成導電 性内連線163及164,並同時於該絕緣層材料16的表面形 成重分佈導線層(redistributed layer) 165,進而建立每一該 影像感測晶粒12a與一該影像處理晶粒14的銲墊143的垂 直,水,的電性連接。參第一 H圖,以塗佈或壓合方式形 成二保Ϊ層18於該絕緣層材料16下方,並於該保護層18 内形成複數個錫球銲墊開口 182,分別位於一該導電性内 ,線163或丨64下方。參第一 I圖,形成一導電性銲墊183 =如金屬銲墊於每一該錫球銲墊開口 182中,接著以植 Ρ刷或電錢方式形成錫球凸塊184於該導電性銲塾183 I方再^此Γ來即形成本發明晶圓級構裝的影像感測模 ^沁著晶圓切割線切割晶圓,以將每一具晶粒尺寸構 ^衫像感測模組20從該晶圓分離出來。每一該影像 2〇戴面結構如第二圖所示。前述影像感測模組 -Δ 7錫球凸塊184即可直接組裝在一印刷電路板(未 三維^ Ϊ〔 W所示’本發明前述影像感測模組2 G具有晶粒 ^感測’係利用前述晶粒黏著賴142使該影 a與該影像處理晶粒14上下堆疊接合,而利 g 叫79〇 用該影像感測晶粒12a的該等導通孔與該絕緣層材料16 的該等介層洞填入導電性材料形成導電性内連線163及 164,並同時於該絕緣層材料16表面形成重分佈導線層165 電性連接該等導電性内連線163及164,以建立該影像感 別aa教12a與該影像處理晶粒14的垂直與水平電性連接, 進而縮短該衫像感測模組20的電性連接距離,以降低能量 的耗損。再者,該影像感測模組20的晶粒三維堆疊構裝方 式可減少整體組裝面積及高度,而有.效增加單位面積之元 •件密度,崎低製造成本。 第三圖係本發明具晶粒三維堆疊結構之影像感測模組 之第二具體實施例的結構戴面示意圖。在第二具體實施例 中’本發明具晶粒三維堆疊結構之影像感測模組3〇與第一 具體實施例之具晶粒三維堆疊結構之影像感測模組之 差別係在於先將該影像感測器晶圓12背面先形成複數個 凹槽,即母該影像感測晶粒12a的背面先形成一凹槽, 再將該影像處理晶粒14以正面朝上方式放置於該凹槽 鲁中,並利用一晶粒黏著薄膜142接合該影像感測晶粒121 與該影像處理晶粒14。第四圖係本發明具晶粒三維堆疊結 構之影像感測模組之第三具體實施例的結構截面示意圖。 在第三具體實施例中,本發明具晶粒三維堆疊結構之影像 感測模組40與第一具體實施例之具晶粒三維堆疊結構之 影像感測模組20之差別係在於該影像處理晶粒14係以背 面與該影像感測晶粒12a接合,並且該影像感測晶粒12& 與該影像處理晶粒14之間的水平電性連接係形成於該影 像處理晶粒14與該等錫球凸塊184之間。第五圖係本發^ 具晶粒二維堆疊結構之影像感測模組之第四具體實施例的 結構截面不意圖。在第四具體實施例中,本發明具晶粒三 維堆叠結構之影像感測模組50與第三具體實施例之具晶 粒二維堆疊結構之影像感測模組40之差別係在於該影像 ,測晶粒12a與該影像處理晶粒14之間的水平電性連接係 形成於該影像感測晶粒12a與該影像處理晶粒14之間。 第六圖係本發明具晶粒三維堆疊結構之影像感測模組 之第五具體實施例的結構截面示意圖。在第五具體實施例 中’本發明具晶粒三維堆疊結構之影像感測模組6〇與第一 具體實施例之具晶粒三維堆疊結構之影像感測模組20之 差別係在於該影像處理晶粒14與該影像感測晶粒12a之晶 ,大小一致’而該影像處理晶粒14並未内埋於該絕緣層材 料令’並且複數個導通孔均貫通該影像感測晶粒l2a 與該影像處理晶粒14,再藉由將導電性材料填入該等導通 孔與該絕緣層材料16的介層洞形成導電性内連線163及 164,並同時在該絕緣層材料16表面形成的重分佈導線層 165 ’以建立該影像感測晶粒12a與該影像處理晶粒14的 垂,與水平電性導通。換句話說,該影像感測晶粒12a與 該影像處理晶粒14之間的水平電性連接係形成於該影像 ,理晶粒14與該等錫球凸塊184之間。第七圖係本發明具 晶粒二,堆疊結構之影像感測模組之第六具體實施例的結 構截面不意圖。在第六具體實施例中,本發明具晶粒三維 ,叠結,之影像感測模組70與第五具體實施例之具晶粒 二=堆疊結構之影像感測模組60之差別係在於該影像處 f晶粒14係以背面接合於該影像感測晶粒12a下方,而該 影像感測晶粒12a與該影像處理晶粒14之間的導電性内連 線163及164係於該影像處理晶粒14背面完成。第八圖係 ^發明具晶粒三維堆疊結構之影像感測模組之第七具體實 施例的結構截面示意圖。在第七具體實施例中,本發明具 1332790 晶粒三維堆疊結構之影像感測模組80與第六具體實施例 之具晶粒三維堆疊結構之影像感測模組70之差別係在於 該影像感測晶粒12a與該影像處理晶粒14之間夾有一層絕 緣層材料19,並且該影像感測晶粒12a與該影像處理晶粒 14之間的水平電性連接166係形成於該影像感測晶粒12a 與該影像處理晶粒14之間的該絕緣層材料19中。 再者,本發明前述各種實施例之具晶粒三維堆疊結構 之影像感測模組亦可結合並堆疊無線射頻元件(RF component)、發光二極體元件、天線等主、被動元件(未示 出),以進一步提供無線傳輸與自我照明的功能。 此外,本發明亦可將前述影像感測晶粒12a與影像處 理晶粒14整合成一顆系統晶片(System On Chip, SOC)晶 粒,而該系統晶片晶粒下層可以是記憶體、無線射頻元件、 整合性被動元件(Integrated Passive Device, IPD)等元件或 其組合之另一系統晶片晶粒。 第九圖係本發明具晶粒三維堆疊結構之影像感測模組 之第八具體實施例的結構截面示意圖。在第九具體實施例 中,本發明具晶粒三維堆疊結構之影像感測模組9 0係包含 一透光基材10、一具影像處理功能之影像感測晶粒901、 一整合有記憶體、無線射頻元件及整合性被動元件之系統 晶片晶粒905、一絕緣層材料16、一保護層18及複數個錫 球凸塊184。該影像感測晶粒901具有一感光區域121,其 藉由黏著層101接合於該透光基材10下方。該系統晶片晶 粒905係内埋於該絕緣層材料16十並藉由晶粒黏著薄膜 142接合於該影像感測晶粒901的背面。該保護層18係形 成於該絕緣層材料16下方’而該等錫球凸塊184位於該保 護層18之銲墊開口(未示出)中,藉該等錫球凸塊184使該 1332790 具晶粒三維堆疊結構之影像感測模組9〇直接組裝於一電 路板上,例如印刷電路板上。 • 第十圖係本發明具晶粒三維堆疊結構之影像感測模組 之第九具體實施例的結構截面示意圖。在第九具禮實施例 中’本發明具晶粒三維堆疊結構之影像感測模組100與第 八具體實施例之具晶粒三維堆疊結構之影像感測模組90 之差別在於記憶體902、無線射頻元件9〇3及被動元件904 係内埋於該絕緣層材料16中並藉由晶粒黏著薄膜142分別 • 接合於該影像感測晶粒901的背面。第十一圖係本發明具 晶粒三維堆疊結構之影像感測模組之第十具體實施例的結 構戴面示意圖。在第十具體實施例中,本發明具晶粒三維 堆疊結構之影像感測模組11〇與第八具體實施例之具晶粒 三維堆疊結構之影像感測模組90之差別在於將至少一個 發光二極體元件906放置於該影像感測晶粒901上方,並 於該透光基材10中對應每一該發光二極體元件906上方形 成一導光通道907及一透鏡元件908形成於該導光通道 0 9〇7頂端。如此一來,該具晶粒三維堆疊結構之影像感測 模組110即具有自我照明之功能。第十二圖係本發明具晶 粒三維堆疊結構之影像感測模組之第十一具體實施例的結 構截面示意圖。在第十一具體實施例中,本發明具晶粒三 維堆疊結構之影像感測模組12〇與第八具體實施例之具晶 粒三維堆疊結構之影像感測模組9〇之差別在於該影像感 測晶粒901的上表面係利用濺鍍或電鍍方式形成天線結構 909’以使該具晶粒三維堆疊結構之影像感測模組12〇具有 無線傳輸的功能。 以上所述僅為本發明之具體實施例而已,並非用以限 定本發明之申請專利範圍;凡其它未脫離本發明所揭示之 12 1332790 精神下所完成之等效改變或修飾,均應包含在下述之申請 專利範圍内。
13 1332790 【圓式簡單說明】 第一 A圖至第一I圖係本發明具晶粒三維堆疊結構之 影像感測模組之第一具體實施例之各製程步驟對應的結構 截面示意圖; 第二圖係本發明具晶粒三維堆疊結構之影像感測模 組之第一具體實施例的結構截面示意圖; 第三圖係本發明具晶粒三維堆疊結構之影像感測模 組之第二具體實施例的結構截面示意圖; 第四圖係本發明具晶粒三維堆疊結構之影像感測模 組之第三具體實施例的結構截面示意圖; 第五圖係本發明具晶粒三維堆疊結構之影像感測模 組之第四具體實施例的結構截面示意圖; 第六圖係本發明具晶粒三維堆疊結構之影像感測模 組之第五具體實施例的結構截面示意圖; 第七圖係本發明具晶粒三維堆疊結構之影像感測模 組之第六具體實施例的結構截面示意圖; 第八圖係本發明具晶粒三維堆疊結構之影像感測模 組之第七具體實施例的結構截面示意圖; 第九圖係本發明具晶粒三維堆疊結構之影像感測模 組之第八具體實施例的結構截面示意圖; 第十圖係本發明具晶粒三維堆疊結構之影像感測模 組之第九具體實施例的結構截面示意圖; 第十一圖係本發明具晶粒三維堆疊結構之影像感測 模組之第十具體實施例的結構截面示意圖;及 第十二圖係本發明具晶粒三維堆疊結構之影像感測 模組之第十一具體實施例的結構截面示意圖。 1332790 【主要元件符號對照說明】 10—透光基材 12----影像感測益晶圓 12a、901-…影像感測晶粒 14—--影像處理晶粒 16、19—絕緣層材料 18—保護層 20 ' 30、40 ' 50 ' 60 ' 70 ' 80 ' 90、100、110 ' 120 -…具晶粒三維堆疊結構之影像感測模組
101 —黏著層 122…-金屬層 124—--導通孔 143…-銲墊 163、164-…導電性内連線 165-…重分佈導線層 182-…錫球銲墊開口 184—錫球凸塊 902…-記憶體 904—被動·7〇件 906-…發光二極體元件 908-…透鏡元件 121----感光區域 123-…金屬銲墊 142 —晶粒黏者薄膜 161、162—介層洞 166—水平電性連接 183-…導電性銲墊 903—無線電頻元件 905 —糸統晶片晶粒 907-…導光通道 909-…天線結構 15

Claims (1)

1332790 十、申請專利範固: 1 · 一種具晶粒三維堆疊結構之影像感測模組,其包括: 至少一個影像感測晶粒; 至少一個影像處理晶粒,該影像感測晶粒與該影像處 理晶粒係上下堆疊接合,其中該影像感測晶粒之一感測面 朝上,該影像感測aa粒具有複數條垂直導線,藉此以盘該 影像處理晶粒建立垂直與水平的電性導通; 一透光基材’形成於該影像感測晶粒之該感測面上 方;及 複數個導電性銲墊’形成於該影像感測模組背面。 2·如申請專利範圍第1項所述之具晶粒三維堆疊结構 之影像感測模組,其中更包含一絕緣層,使該影像處理曰 粒内埋於其中。 3·如申請專利範圍第1項所述之具晶粒三維堆疊結構 之影像感測模組,其中該影像感測晶粒背面具有一二& 以放置該影像處理晶粒。 4.如申請專利範圍第丨項所述之具晶粒三維堆最纟士 之影像感測模組,其中該影像處理晶粒係以正面ϋ 面朝下的方式堆疊於該影像感測晶粒下方。 $正 5·=申請專利範圍第i項所述之具晶粒三維堆爲 之影像感測模組’其中該影像制晶粒與 、= 的水平電性連接係位於該影像處理晶粒與粒 墊之間或該影像處理晶粒與該影像感測晶粒之間。眭銲 16 1332790 6.如申請專利範圍第1項所述之具晶粒三維堆疊結構 之影像感測模組,其中至少一該垂直導線係貫通該ϋ 測晶粒及該影像處理晶粒。 ° 7.如申請專利範圍第6項所述之具晶粒三維堆疊結構 之影像感測模組,其中該影像感測晶粒與該影像處粒 的水平電性連接係位於該影像處理晶粒與該等導電:銲 • 墊之間或該影像處理晶粒與該影像感測晶粒之間。 8·如申請專利範圍第6項所述之具晶粒三維堆疊結構 之影像感測模組,其中該影像處理晶粒係以正面朝上或正 面朝下的方式堆疊於該影像感測晶粒下方。 9·如申請專利範圍第丨項所述之具晶粒三維堆疊結構 之影像感測模組,其中更包含至少一個發光二極體元件位 於該影像感測晶粒上方。 10.如申睛專利範圍第9項所述之具晶粒三維堆疊結 構之影像感測模組,其中更包含至少一導光通道貫通該透 光基材並形成該發光二極體元件上方及至少一個透鏡元 件形成於該導光通道上方。 11.如申請專利範圍第1項所述之具晶粒三維堆疊結 構之影像感測模組,其中更包含至少一個天線元件形成於 該影像感測晶粒上方。 17 1332790 12.如申請專利範圍第1項所述之具晶粒三維堆疊結 構之影像感測模組,其中更包含一黏著層’以接合該影像 感測晶粒與該影像處理晶粒。 13·如申請專利範圍第1項所述之具晶粒三維堆疊結構 之影像感測模組,其中更包含複數個錫球凸塊,係分別形 成於一該導電性銲墊下方,而藉該等錫球凸塊使該影像感 測模組與外界產生電性導通。
14.一種具晶粒三維堆疊結構之影像感測模組,其包 括: 至少一個影像感測晶粒,係内含有影像處理功能; 一絕緣層,係形成於該影像感測晶粒下方; 一系統晶片晶粒與該影像感測晶粒上下堆疊接合,复 中該影像感測晶粒之一感測面朝上,該系統晶片内埋於^ 絕緣層中; 、
一透光基材,形成於該影像感測晶粒之該感測面上 方;及 複數個導電性銲墊,形成於該影像感測模組背面。 15.如申請專利範圍第14項所述之具晶粒三維 绛 構之影像感測模組,其中該系統晶片晶粒包含記憶體 線射頻元件、整合性被動元件、獨立的被動元件^其等^ 組合。 16.如申請專利範圍第14項所述之具晶粒三維 姓 構之影像感測模組,其中更包含至少一個發光二極體 18 1332790 位於該影像感測晶粒上方。 17·如申請專利範圍第16項所述之具晶粒三維堆疊結 構之影像感測模組,其中更包含至少一導光通道貫通 光基材並形成該發光二極體元件上方及至少一個透鏡元 件形成於該導光通道上方。 兄 18.如申請專利範圍第14項所述之具晶粒三維堆疊結 • 構之影像感測模組’其中更包含至少一個天線元件开彡出认 該影像感測晶粒上方^ 成; 19·如申請專利範圍第14項所述之具晶粒三維堆疊妗 構之影像感測模組,其中更包含一黏著層,以接合該^ 感測晶粒與該系統晶片晶粒。 〜
20.如申請專利範圍第14項所述之具晶粒三維堆疊結 構之影像感測模組,其中更包含複數個錫球凸塊,係 形成於一該導電性銲墊下方’而藉該等錫球凸塊使該f象 感測模組與外界產生電性導通。 人如 19
TW096121327A 2007-06-13 2007-06-13 Image sensor module with a three-dimensional dies-stacking structure TWI332790B (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
TW096121327A TWI332790B (en) 2007-06-13 2007-06-13 Image sensor module with a three-dimensional dies-stacking structure
US12/010,617 US7663231B2 (en) 2007-06-13 2008-01-28 Image sensor module with a three-dimensional die-stacking structure

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW096121327A TWI332790B (en) 2007-06-13 2007-06-13 Image sensor module with a three-dimensional dies-stacking structure

Publications (2)

Publication Number Publication Date
TW200849982A TW200849982A (en) 2008-12-16
TWI332790B true TWI332790B (en) 2010-11-01

Family

ID=40131524

Family Applications (1)

Application Number Title Priority Date Filing Date
TW096121327A TWI332790B (en) 2007-06-13 2007-06-13 Image sensor module with a three-dimensional dies-stacking structure

Country Status (2)

Country Link
US (1) US7663231B2 (zh)
TW (1) TWI332790B (zh)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI586233B (zh) * 2014-12-15 2017-06-01 財團法人工業技術研究院 天線整合式封裝結構及其製造方法

Families Citing this family (65)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100713121B1 (ko) * 2005-09-27 2007-05-02 한국전자통신연구원 칩과 이를 이용한 칩 스택 및 그 제조방법
US7704796B2 (en) * 2008-06-04 2010-04-27 Stats Chippac, Ltd. Semiconductor device and method of forming recessed conductive vias in saw streets
US7781854B2 (en) * 2008-07-31 2010-08-24 Unimicron Technology Corp. Image sensor chip package structure and method thereof
US9064936B2 (en) 2008-12-12 2015-06-23 Stats Chippac, Ltd. Semiconductor device and method of forming a vertical interconnect structure for 3-D FO-WLCSP
US9082806B2 (en) 2008-12-12 2015-07-14 Stats Chippac, Ltd. Semiconductor device and method of forming a vertical interconnect structure for 3-D FO-WLCSP
US8592992B2 (en) 2011-12-14 2013-11-26 Stats Chippac, Ltd. Semiconductor device and method of forming vertical interconnect structure with conductive micro via array for 3-D Fo-WLCSP
US9293401B2 (en) 2008-12-12 2016-03-22 Stats Chippac, Ltd. Semiconductor device and method for forming a low profile embedded wafer level ball grid array molded laser package (EWLP-MLP)
US8405115B2 (en) * 2009-01-28 2013-03-26 Maxim Integrated Products, Inc. Light sensor using wafer-level packaging
CN101587933B (zh) * 2009-07-07 2010-12-08 苏州晶方半导体科技股份有限公司 发光二极管的晶圆级封装结构及其制造方法
TWI501380B (zh) * 2010-01-29 2015-09-21 Nat Chip Implementation Ct Nat Applied Res Lab 多基板晶片模組堆疊之三維系統晶片結構
US20110221018A1 (en) * 2010-03-15 2011-09-15 Xunqing Shi Electronic Device Package and Methods of Manufacturing an Electronic Device Package
ITVI20100110A1 (it) * 2010-04-22 2011-10-23 Fond Bruno Kessler Dispositivo fotomoltiplicatore a stato solido perfezionato
IT1403793B1 (it) 2010-12-30 2013-10-31 St Microelectronics Srl Protesi retinica
US20120194719A1 (en) * 2011-02-01 2012-08-02 Scott Churchwell Image sensor units with stacked image sensors and image processors
US8587088B2 (en) * 2011-02-17 2013-11-19 Apple Inc. Side-mounted controller and methods for making the same
US8791536B2 (en) 2011-04-28 2014-07-29 Aptina Imaging Corporation Stacked sensor packaging structure and method
US20120281113A1 (en) * 2011-05-06 2012-11-08 Raytheon Company USING A MULTI-CHIP SYSTEM IN A PACKAGE (MCSiP) IN IMAGING APPLICATIONS TO YIELD A LOW COST, SMALL SIZE CAMERA ON A CHIP
CN102280456B (zh) * 2011-05-11 2013-06-26 北京大学 一种红外焦平面阵列探测器集成结构及制作方法
US9252172B2 (en) 2011-05-31 2016-02-02 Stats Chippac, Ltd. Semiconductor device and method of forming EWLB semiconductor package with vertical interconnect structure and cavity region
US9553162B2 (en) 2011-09-15 2017-01-24 STATS ChipPAC Pte. Ltd. Semiconductor device and method of forming semiconductor die with active region responsive to external stimulus
US9564413B2 (en) 2011-09-15 2017-02-07 STATS ChipPAC Pte. Ltd. Semiconductor device and method of forming semiconductor die with active region responsive to external stimulus
JP6142800B2 (ja) * 2012-02-09 2017-06-07 パナソニック株式会社 半導体装置及びその製造方法
JP2013232756A (ja) * 2012-04-27 2013-11-14 Sony Corp 光学モジュール
US9288377B2 (en) * 2012-05-02 2016-03-15 Semiconductor Components Industries, Llc System and method for combining focus bracket images
US20140035165A1 (en) * 2012-08-02 2014-02-06 Larview Technologies Corporation Pierced Substrate on Chip Module Structure
US9041840B2 (en) 2012-08-21 2015-05-26 Semiconductor Components Industries, Llc Backside illuminated image sensors with stacked dies
US9343497B2 (en) 2012-09-20 2016-05-17 Semiconductor Components Industries, Llc Imagers with stacked integrated circuit dies
JP6102941B2 (ja) * 2012-11-30 2017-03-29 パナソニック株式会社 光学装置及びその製造方法
KR20140126598A (ko) * 2013-04-23 2014-10-31 삼성전자주식회사 반도체 패키지 및 그 제조 방법
JP6116437B2 (ja) 2013-08-13 2017-04-19 オリンパス株式会社 固体撮像装置およびその製造方法、ならびに撮像装置
TW201508931A (zh) 2013-08-16 2015-03-01 Upi Semiconductor Corp 光學感測器及其製造方法
US9911715B2 (en) * 2013-12-20 2018-03-06 Cyntec Co., Ltd. Three-dimensional package structure and the method to fabricate thereof
TW201543641A (zh) * 2014-05-12 2015-11-16 Xintex Inc 晶片封裝體及其製造方法
US20160141280A1 (en) * 2014-11-14 2016-05-19 Omnivision Technologies, Inc. Device-Embedded Image Sensor, And Wafer-Level Method For Fabricating Same
US9899442B2 (en) * 2014-12-11 2018-02-20 Invensas Corporation Image sensor device
US11069734B2 (en) * 2014-12-11 2021-07-20 Invensas Corporation Image sensor device
US10070992B2 (en) 2015-04-08 2018-09-11 Stmicroelectronics S.R.L. Implantable modular system for a system for electrically stimulating a biological tissue
US20160336370A1 (en) * 2015-05-11 2016-11-17 Sensors Unlimited, Inc. Focal plane arrays with backside contacts
US9935148B2 (en) * 2015-07-13 2018-04-03 Xintec Inc. Method for forming chip package having chip connected to sensing device with redistribution layer in insulator layer
US9881850B2 (en) 2015-09-18 2018-01-30 Taiwan Semiconductor Manufacturing Company, Ltd. Package structures and method of forming the same
US10069018B1 (en) * 2016-05-31 2018-09-04 Amazon Technologies, Inc. Camera assembly with embedded components and redistribution layer interconnects
EP3267484B1 (en) 2016-07-04 2021-09-01 ams International AG Sensor chip stack and method of producing a sensor chip stack
JP2018078274A (ja) 2016-11-10 2018-05-17 サムソン エレクトロ−メカニックス カンパニーリミテッド. イメージセンサー装置及びそれを含むイメージセンサーモジュール
KR102041663B1 (ko) * 2016-11-10 2019-11-07 삼성전기주식회사 이미지 센서 장치 및 이를 포함하는 이미지 센서 모듈
US10103191B2 (en) * 2017-01-16 2018-10-16 Semiconductor Components Industries, Llc Semiconductor die and method of packaging multi-die with image sensor
US10522505B2 (en) * 2017-04-06 2019-12-31 Advanced Semiconductor Engineering, Inc. Semiconductor device package and method for manufacturing the same
KR102275684B1 (ko) * 2017-04-18 2021-07-13 삼성전자주식회사 반도체 패키지
US10269756B2 (en) 2017-04-21 2019-04-23 Invensas Bonding Technologies, Inc. Die processing
US10217720B2 (en) 2017-06-15 2019-02-26 Invensas Corporation Multi-chip modules formed using wafer-level processing of a reconstitute wafer
US20190013302A1 (en) * 2017-07-07 2019-01-10 China Wafer Level Csp Co., Ltd. Packaging method and package structure for fingerprint recognition chip and drive chip
KR102380823B1 (ko) * 2017-08-16 2022-04-01 삼성전자주식회사 발열체를 포함하는 칩 구조체
US10727219B2 (en) 2018-02-15 2020-07-28 Invensas Bonding Technologies, Inc. Techniques for processing devices
US10418396B1 (en) * 2018-04-03 2019-09-17 Semiconductor Components Industries, Llc Stacked image sensor package
CN112189260A (zh) * 2018-05-28 2021-01-05 索尼半导体解决方案公司 成像装置
US11462419B2 (en) 2018-07-06 2022-10-04 Invensas Bonding Technologies, Inc. Microelectronic assemblies
CN111200702B (zh) * 2018-11-20 2022-03-15 中芯集成电路(宁波)有限公司 摄像组件及其封装方法、镜头模组、电子设备
US11069670B2 (en) * 2018-11-20 2021-07-20 Ningbo Semiconductor International Corporation Camera assembly and packaging method thereof, lens module, and electronic device
US11171166B2 (en) * 2018-11-20 2021-11-09 Ningbo Semiconductor International Corporation Camera assembly and packaging method thereof, lens module, electronic device
US11296053B2 (en) 2019-06-26 2022-04-05 Invensas Bonding Technologies, Inc. Direct bonded stack structures for increased reliability and improved yield in microelectronics
JPWO2021014731A1 (zh) * 2019-07-23 2021-01-28
US11742314B2 (en) 2020-03-31 2023-08-29 Adeia Semiconductor Bonding Technologies Inc. Reliable hybrid bonded apparatus
US11631647B2 (en) 2020-06-30 2023-04-18 Adeia Semiconductor Bonding Technologies Inc. Integrated device packages with integrated device die and dummy element
US11764177B2 (en) 2020-09-04 2023-09-19 Adeia Semiconductor Bonding Technologies Inc. Bonded structure with interconnect structure
US11728273B2 (en) 2020-09-04 2023-08-15 Adeia Semiconductor Bonding Technologies Inc. Bonded structure with interconnect structure
US20230213715A1 (en) * 2022-01-03 2023-07-06 Apple Inc. Technologies for Increased Volumetric and Functional Efficiencies of Optical Packages

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2626408B1 (fr) * 1988-01-22 1990-05-11 Thomson Csf Capteur d'image a faible encombrement
IL123207A0 (en) * 1998-02-06 1998-09-24 Shellcase Ltd Integrated circuit device
US6429036B1 (en) * 1999-01-14 2002-08-06 Micron Technology, Inc. Backside illumination of CMOS image sensor
US7061106B2 (en) * 2004-04-28 2006-06-13 Advanced Chip Engineering Technology Inc. Structure of image sensor module and a method for manufacturing of wafer level package
US7368695B2 (en) * 2004-05-03 2008-05-06 Tessera, Inc. Image sensor package and fabrication method
US7115961B2 (en) * 2004-08-24 2006-10-03 Micron Technology, Inc. Packaged microelectronic imaging devices and methods of packaging microelectronic imaging devices
JP4160083B2 (ja) * 2006-04-11 2008-10-01 シャープ株式会社 光学装置用モジュール及び光学装置用モジュールの製造方法
US7361989B1 (en) * 2006-09-26 2008-04-22 International Business Machines Corporation Stacked imager package
US8559756B2 (en) * 2007-08-06 2013-10-15 Adobe Systems Incorporated Radiance processing by demultiplexing in the frequency domain

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI586233B (zh) * 2014-12-15 2017-06-01 財團法人工業技術研究院 天線整合式封裝結構及其製造方法

Also Published As

Publication number Publication date
TW200849982A (en) 2008-12-16
US7663231B2 (en) 2010-02-16
US20080308928A1 (en) 2008-12-18

Similar Documents

Publication Publication Date Title
TWI332790B (en) Image sensor module with a three-dimensional dies-stacking structure
US11233036B2 (en) Interconnect structure with redundant electrical connectors and associated systems and methods
TWI613740B (zh) 具有較高密度之積體電路封裝結構以及方法
US7528420B2 (en) Image sensing devices and methods for fabricating the same
US9385074B2 (en) Semiconductor package with embedded die
TWI431759B (zh) 可堆疊式功率mosfet、功率mosfet堆疊及其製備方法
TWI508242B (zh) 帶有貫穿模具第一層級互連體之三維積體電路封裝
KR101739939B1 (ko) 반도체 장치의 제조 방법
TWI531018B (zh) 半導體封裝及封裝半導體裝置之方法
TWI462266B (zh) 晶片堆疊結構及其製造方法
EP2779237A2 (en) A chip arrangement and a method for manufacturing a chip arrangement
WO2016026199A1 (zh) 芯片封装模组
TWI660519B (zh) 屏幕下方感測器總成
TWI269462B (en) Multi-chip build-up package of an optoelectronic chip and method for fabricating the same
CN105140253B (zh) 一种背照式影像芯片晶圆级3d堆叠结构及封装工艺
US20130277855A1 (en) High density 3d package
TW200818439A (en) Stacked structures and methods of forming the same
TWI666743B (zh) 感測器封裝件及其製作方法
KR101840447B1 (ko) 반도체 패키지 및 이를 갖는 적층 반도체 패키지
CN111128914A (zh) 一种低翘曲的多芯片封装结构及其制造方法
KR101517598B1 (ko) 반도체 장치 및 그 제조 방법
CN100585850C (zh) 具晶粒三维堆叠结构的影像感测模块
CN105895590A (zh) 晶片尺寸等级的感测晶片封装模组及其制造方法
CN109585403B (zh) 传感器封装件及其制作方法
US20070099449A1 (en) Printed circuit board, electronic device, and manufacturing method for printed circuit board