TWI315610B - Configurable logic and memory block, and programmable pass gate based configurable logic device - Google Patents
Configurable logic and memory block, and programmable pass gate based configurable logic deviceInfo
- Publication number
- TWI315610B TWI315610B TW095115248A TW95115248A TWI315610B TW I315610 B TWI315610 B TW I315610B TW 095115248 A TW095115248 A TW 095115248A TW 95115248 A TW95115248 A TW 95115248A TW I315610 B TWI315610 B TW I315610B
- Authority
- TW
- Taiwan
- Prior art keywords
- configurable logic
- memory block
- pass gate
- gate based
- logic device
- Prior art date
Links
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/119,086 US7401302B2 (en) | 2004-04-29 | 2005-04-29 | System on chip development with reconfigurable multi-project wafer technology |
US11/180,936 US7350177B2 (en) | 2004-04-29 | 2005-07-13 | Configurable logic and memory devices |
Publications (2)
Publication Number | Publication Date |
---|---|
TW200644426A TW200644426A (en) | 2006-12-16 |
TWI315610B true TWI315610B (en) | 2009-10-01 |
Family
ID=37195497
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW095115249A TWI321841B (en) | 2005-04-29 | 2006-04-28 | System on chip development with reconfigurable multi-project wafer technology |
TW095115248A TWI315610B (en) | 2005-04-29 | 2006-04-28 | Configurable logic and memory block, and programmable pass gate based configurable logic device |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW095115249A TWI321841B (en) | 2005-04-29 | 2006-04-28 | System on chip development with reconfigurable multi-project wafer technology |
Country Status (3)
Country | Link |
---|---|
JP (1) | JP4730192B2 (ja) |
CN (3) | CN101359908B (ja) |
TW (2) | TWI321841B (ja) |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20130191572A1 (en) * | 2012-01-23 | 2013-07-25 | Qualcomm Incorporated | Transaction ordering to avoid bus deadlocks |
US10176855B2 (en) * | 2013-11-21 | 2019-01-08 | Taiwan Semiconductor Manufacturing Company, Ltd. | Three-dimensional (3-D) write assist scheme for memory cells |
US9275180B1 (en) * | 2014-07-14 | 2016-03-01 | Xilinx, Inc. | Programmable integrated circuit having different types of configuration memory |
KR102201566B1 (ko) * | 2017-08-18 | 2021-01-11 | 주식회사 엘지화학 | 맞춤형 bms 모듈 및 그 설계 방법 |
TWI661676B (zh) * | 2018-08-01 | 2019-06-01 | 新唐科技股份有限公司 | 可程式陣列邏輯 |
CN110364203B (zh) * | 2019-06-20 | 2021-01-05 | 中山大学 | 一种支撑存储内计算的存储系统及计算方法 |
US11088693B2 (en) * | 2019-07-08 | 2021-08-10 | Hossein Asadi | Configurable logic block for implementing a Boolean function |
CN112106139A (zh) * | 2020-08-13 | 2020-12-18 | 长江存储科技有限责任公司 | 闪速存储器设备 |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0695569B2 (ja) * | 1984-11-20 | 1994-11-24 | 富士通株式会社 | ゲ−トアレイlsi装置 |
US5200907A (en) * | 1990-04-16 | 1993-04-06 | Tran Dzung J | Transmission gate logic design method |
JPH04240768A (ja) * | 1991-01-25 | 1992-08-28 | Matsushita Electron Corp | 読み出し専用半導体記憶装置 |
JPH06224300A (ja) * | 1993-01-26 | 1994-08-12 | Hitachi Ltd | 半導体集積回路の設計方法および評価用半導体集積回路 |
JP3407975B2 (ja) * | 1994-05-20 | 2003-05-19 | 株式会社半導体エネルギー研究所 | 薄膜半導体集積回路 |
US6237132B1 (en) * | 1998-08-18 | 2001-05-22 | International Business Machines Corporation | Toggle based application specific core methodology |
JP2002289817A (ja) * | 2001-03-27 | 2002-10-04 | Toshiba Corp | 半導体集積回路装置及びその製造方法 |
US7170315B2 (en) * | 2003-07-31 | 2007-01-30 | Actel Corporation | Programmable system on a chip |
US7032191B2 (en) * | 2004-02-27 | 2006-04-18 | Rapid Bridge Llc | Method and architecture for integrated circuit design and manufacture |
-
2006
- 2006-04-28 CN CN200810145354XA patent/CN101359908B/zh not_active Expired - Fee Related
- 2006-04-28 TW TW095115249A patent/TWI321841B/zh active
- 2006-04-28 CN CNB200610077245XA patent/CN100538881C/zh not_active Expired - Fee Related
- 2006-04-28 TW TW095115248A patent/TWI315610B/zh not_active IP Right Cessation
- 2006-04-29 CN CNB200610078986XA patent/CN100508190C/zh active Active
- 2006-05-01 JP JP2006127703A patent/JP4730192B2/ja active Active
Also Published As
Publication number | Publication date |
---|---|
CN100538881C (zh) | 2009-09-09 |
TW200644426A (en) | 2006-12-16 |
CN101359908A (zh) | 2009-02-04 |
TWI321841B (en) | 2010-03-11 |
CN100508190C (zh) | 2009-07-01 |
JP4730192B2 (ja) | 2011-07-20 |
CN1917082A (zh) | 2007-02-21 |
JP2006310869A (ja) | 2006-11-09 |
CN101359908B (zh) | 2010-08-18 |
CN1855485A (zh) | 2006-11-01 |
TW200723501A (en) | 2007-06-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP1866964A4 (en) | MEMORY ELEMENT, MEMORY COMPONENT AND SEMICONDUCTOR COMPONENT | |
TWI315610B (en) | Configurable logic and memory block, and programmable pass gate based configurable logic device | |
TWI340459B (en) | One time programmable memory cell | |
EP1716641A4 (en) | RENEWABLE AND CONFIGURABLE PROGRAMMABLE LOGICAL DEVICE | |
ZA200707394B (en) | Dynamically configurable relay element and related methods | |
TWI318748B (en) | Idle-element prediction circuitry and anti-thrashing logic | |
TWI316304B (en) | Transistor element, display device and these manufacturing methods | |
IL187109A0 (en) | Access and closure device and method | |
EP1710692A4 (en) | SECURITY, TERMINAL, DOOR DEVICE | |
EP2071468A4 (en) | MEMORY CONTROL DEVICE, MEMORY DEVICE, AND MEMORY CONTROL METHOD | |
EP2075703A4 (en) | MEMORY CONTROL CIRCUIT, METHOD, AND INTEGRATED CIRCUIT | |
EP1906437A4 (en) | EXPOSURE METHOD, EXPOSURE DEVICE, AND DEVICE MANUFACTURING METHOD | |
TWI350590B (en) | Asymmetric semiconductor device and fabrication method | |
EP1829217A4 (en) | CONFIGURATION DIAGRAM OF A NON-VOLATILE MEMORY FOR PROGRAMMABLE CIRCUITS BASED ON A NON-VOLATILE MEMORY IN AN FPGA | |
EP1909183A4 (en) | ACCESS CONTROL DEVICE, INTEGRATED ACCESS CONTROL CIRCUIT, AND ACCESS CONTROL METHOD | |
GB0514016D0 (en) | Programable logic device, configuration apparatus, and configuration method | |
EP1764799A4 (en) | READING DEVICE, PROGRAM, AND READING METHOD | |
GB0720207D0 (en) | Inverter and programming device thereof | |
GB2437217B (en) | Vertical memory device and method | |
EP1873816A4 (en) | EXPOSURE DEVICE, EXPOSURE METHOD AND COMPONENTS MANUFACTURING METHOD | |
GB2432436B (en) | Peripheral device for programmable logic controller | |
EP2076924A4 (en) | MEMORY ELEMENT AND METHOD FOR ITS MANUFACTURE AND SEMICONDUCTOR ARRANGEMENT | |
GB0807560D0 (en) | Antifuse programming, protection, and sensing device | |
GB2436234B (en) | Nonvolatile memory device and its manufacturing method | |
EP1986246A4 (en) | SWITCHING DEVICE, WRITING INTEGRATED LOGIC SWITCHING AND MEMORY ARRANGEMENT |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MM4A | Annulment or lapse of patent due to non-payment of fees |