TWI314399B - - Google Patents

Download PDF

Info

Publication number
TWI314399B
TWI314399B TW096122505A TW96122505A TWI314399B TW I314399 B TWI314399 B TW I314399B TW 096122505 A TW096122505 A TW 096122505A TW 96122505 A TW96122505 A TW 96122505A TW I314399 B TWI314399 B TW I314399B
Authority
TW
Taiwan
Prior art keywords
signal
output
gate
inverter
reverse
Prior art date
Application number
TW096122505A
Other languages
English (en)
Chinese (zh)
Other versions
TW200901636A (en
Inventor
Chi Chang Hung
Yung Sheng Wei
Meng Hsiu Wei
Original Assignee
Macroblock Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Macroblock Inc filed Critical Macroblock Inc
Priority to TW096122505A priority Critical patent/TW200901636A/zh
Priority to KR1020070086961A priority patent/KR100914964B1/ko
Priority to JP2007229027A priority patent/JP2009005324A/ja
Priority to US11/853,712 priority patent/US7545178B2/en
Publication of TW200901636A publication Critical patent/TW200901636A/zh
Application granted granted Critical
Publication of TWI314399B publication Critical patent/TWI314399B/zh

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M3/00—Conversion of analogue values to or from differential modulation
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • H03K19/017509—Interface arrangements
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/22—Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral
    • H03K5/24—Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral the characteristic being amplitude
    • H03K5/2472—Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral the characteristic being amplitude using field effect transistors
    • H03K5/2481—Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral the characteristic being amplitude using field effect transistors with at least one differential stage
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/0264—Arrangements for coupling to transmission lines
    • H04L25/0272—Arrangements for coupling to multiple lines, e.g. for differential transmission
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/08—Modifications for reducing interference; Modifications for reducing effects due to line faults ; Receiver end arrangements for detecting or overcoming line faults
    • H04L25/085—Arrangements for reducing interference in line transmission systems, e.g. by differential transmission
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
    • H04L25/40—Transmitting circuits; Receiving circuits
    • H04L25/49—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Power Engineering (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Nonlinear Science (AREA)
  • Spectroscopy & Molecular Physics (AREA)
  • Theoretical Computer Science (AREA)
  • Manipulation Of Pulses (AREA)
  • Dc Digital Transmission (AREA)
TW096122505A 2007-06-22 2007-06-22 Signal encoder and signal decoder TW200901636A (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
TW096122505A TW200901636A (en) 2007-06-22 2007-06-22 Signal encoder and signal decoder
KR1020070086961A KR100914964B1 (ko) 2007-06-22 2007-08-29 신호 인코더 및 신호 디코더
JP2007229027A JP2009005324A (ja) 2007-06-22 2007-09-04 信号エンコーダ及び信号デコーダ
US11/853,712 US7545178B2 (en) 2007-06-22 2007-09-11 Signal encoder and signal decoder

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW096122505A TW200901636A (en) 2007-06-22 2007-06-22 Signal encoder and signal decoder

Publications (2)

Publication Number Publication Date
TW200901636A TW200901636A (en) 2009-01-01
TWI314399B true TWI314399B (enExample) 2009-09-01

Family

ID=40135850

Family Applications (1)

Application Number Title Priority Date Filing Date
TW096122505A TW200901636A (en) 2007-06-22 2007-06-22 Signal encoder and signal decoder

Country Status (4)

Country Link
US (1) US7545178B2 (enExample)
JP (1) JP2009005324A (enExample)
KR (1) KR100914964B1 (enExample)
TW (1) TW200901636A (enExample)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI446715B (zh) * 2011-01-03 2014-07-21 Etron Technology Inc 具有雙輸入緩衝器切換功能的輸入緩衝系統及其方法
US9537644B2 (en) 2012-02-23 2017-01-03 Lattice Semiconductor Corporation Transmitting multiple differential signals over a reduced number of physical channels
US9230505B2 (en) * 2013-02-25 2016-01-05 Lattice Semiconductor Corporation Apparatus, system and method for providing clock and data signaling
US9871516B2 (en) 2014-06-04 2018-01-16 Lattice Semiconductor Corporation Transmitting apparatus with source termination
US10348418B1 (en) 2014-07-22 2019-07-09 Esker Technologies, LLC Transient and spurious signal filter
US10417143B2 (en) * 2015-10-08 2019-09-17 Esker Technologies, LLC Apparatus and method for sending power over synchronous serial communication wiring
US9490967B1 (en) * 2015-12-22 2016-11-08 Texas Instruments Incorporated Communication system and method
US10560154B2 (en) 2016-07-11 2020-02-11 Esker Technologies, LLC Power line signal coupler
US10128906B2 (en) 2016-07-11 2018-11-13 Esker Technologies, LLC Power line signal coupler
DE102020205278A1 (de) * 2020-04-27 2021-10-28 Robert Bosch Gesellschaft mit beschränkter Haftung Kommunikationssteuereinrichtung und Sende-/Empfangseinrichtung für eine Teilnehmerstation eines seriellen Bussystems und Verfahren zur Kommunikation in einem seriellen Bussystem
CN113108816B (zh) * 2021-04-16 2024-06-21 深圳市立三机电有限公司 一种多路信号共用一传输通道的磁电编码器电路
CN117220695B (zh) * 2023-09-18 2024-06-07 新港海岸(北京)科技有限公司 一种数据传输电路及方法
KR102822177B1 (ko) * 2023-11-17 2025-06-17 한국전기연구원 다중 신호 전송을 위한 신호 절연회로

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3924186A (en) * 1974-02-07 1975-12-02 Ncr Co Staggered quadriphase differential encoder and decoder
CA1338767C (en) * 1984-08-30 1996-12-03 Takeshi Okazaki Differential coding circuit
AU2003274559A1 (en) * 2002-11-22 2004-06-18 Koninklijke Philips Electronics N.V. Electrophoretic display panel
US20080054944A1 (en) * 2006-08-30 2008-03-06 Micron Technology, Inc. Method and circuit for producing symmetrical output signals tolerant to input timing skew, output delay/slewrate-mismatch, and complementary device mismatch
US7929640B2 (en) * 2006-11-15 2011-04-19 Northrop Grumman Systems Corporation High speed differential encoder and interleaver

Also Published As

Publication number Publication date
US20080315920A1 (en) 2008-12-25
TW200901636A (en) 2009-01-01
KR20080112893A (ko) 2008-12-26
JP2009005324A (ja) 2009-01-08
US7545178B2 (en) 2009-06-09
KR100914964B1 (ko) 2009-09-02

Similar Documents

Publication Publication Date Title
TWI314399B (enExample)
JP5043960B2 (ja) ３相及び極性符号化されたシリアルインタフェース
AU634124B2 (en) Method and circuit for decoding a manchester code signal
JP3006524B2 (ja) 双方向遷移数削減インターフェース回路
US20050154946A1 (en) Programmable measurement mode for a serial point to point link
CN107223312B (zh) 用于数据链路功率降低和吞吐量提高的多调制
US20090230993A1 (en) Low power high-speed output driver
JP3591822B2 (ja) バス・システム及び方法
KR20000018326A (ko) 비동기 센싱 차동 로직 회로
KR100239437B1 (ko) 직렬 통신 인터페이스
Upadhyay et al. A novel asynchronous wrapper using 1-of-4 data encoding and single-track handshaking
JP3976923B2 (ja) 半導体装置
JPH04176098A (ja) シフトレジスタ
JPS59107671A (ja) 符号則誤り検出回路
JPH1114695A (ja) 信号極性切替え回路
JPH04130818A (ja) 入力回路
JPH0818407A (ja) ラッチ回路
JPH01205627A (ja) ディジタル伝送装置の復号回路