TWI267144B - Method of producing SIMOX substrate and the substrate produced thereby - Google Patents

Method of producing SIMOX substrate and the substrate produced thereby

Info

Publication number
TWI267144B
TWI267144B TW094116649A TW94116649A TWI267144B TW I267144 B TWI267144 B TW I267144B TW 094116649 A TW094116649 A TW 094116649A TW 94116649 A TW94116649 A TW 94116649A TW I267144 B TWI267144 B TW I267144B
Authority
TW
Taiwan
Prior art keywords
wafer
heat treatment
oxygen
substrate
forming
Prior art date
Application number
TW094116649A
Other languages
English (en)
Other versions
TW200607021A (en
Inventor
Naoshi Adachi
Original Assignee
Sumitomo Mitsubishi Silicon
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sumitomo Mitsubishi Silicon filed Critical Sumitomo Mitsubishi Silicon
Publication of TW200607021A publication Critical patent/TW200607021A/zh
Application granted granted Critical
Publication of TWI267144B publication Critical patent/TWI267144B/zh

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76243—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using silicon implanted buried insulating layers, e.g. oxide layers, i.e. SIMOX techniques
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/322—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to modify their internal properties, e.g. to produce internal imperfections
    • H01L21/3221—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to modify their internal properties, e.g. to produce internal imperfections of silicon bodies, e.g. for gettering
    • H01L21/3225—Thermally inducing defects using oxygen present in the silicon body for intrinsic gettering

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Element Separation (AREA)
  • Non-Volatile Memory (AREA)
TW094116649A 2004-05-25 2005-05-23 Method of producing SIMOX substrate and the substrate produced thereby TWI267144B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2004154624A JP2005340348A (ja) 2004-05-25 2004-05-25 Ｓｉｍｏｘ基板の製造方法及び該方法により得られるｓｉｍｏｘ基板

Publications (2)

Publication Number Publication Date
TW200607021A TW200607021A (en) 2006-02-16
TWI267144B true TWI267144B (en) 2006-11-21

Family

ID=35451155

Family Applications (1)

Application Number Title Priority Date Filing Date
TW094116649A TWI267144B (en) 2004-05-25 2005-05-23 Method of producing SIMOX substrate and the substrate produced thereby

Country Status (7)

Country Link
US (1) US20080044669A1 (zh)
EP (1) EP1768185A4 (zh)
JP (1) JP2005340348A (zh)
KR (2) KR20090130872A (zh)
CN (2) CN101847595B (zh)
TW (1) TWI267144B (zh)
WO (1) WO2005117122A1 (zh)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4706199B2 (ja) * 2004-07-20 2011-06-22 株式会社Ｓｕｍｃｏ Ｓｉｍｏｘ基板の製造方法
JP5158833B2 (ja) * 2006-03-31 2013-03-06 古河電気工業株式会社 窒化物系化合物半導体装置および窒化物系化合物半導体装置の製造方法。
KR100741856B1 (ko) * 2006-04-24 2007-07-24 삼성전자주식회사 소이 기판의 형성 방법 및 이에 의해 형성된 소이 기판
JP4952069B2 (ja) * 2006-06-02 2012-06-13 大日本印刷株式会社 加速度センサの製造方法
JP2008016534A (ja) * 2006-07-04 2008-01-24 Sumco Corp 貼り合わせウェーハの製造方法
EP2105957A3 (en) * 2008-03-26 2011-01-19 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing soi substrate and method for manufacturing semiconductor device
DE102008027521B4 (de) 2008-06-10 2017-07-27 Infineon Technologies Austria Ag Verfahren zum Herstellen einer Halbleiterschicht
JP2010135538A (ja) * 2008-12-04 2010-06-17 Sumco Corp 貼り合わせウェーハの製造方法
KR100987794B1 (ko) * 2008-12-22 2010-10-13 한국전자통신연구원 반도체 장치의 제조 방법
KR101160267B1 (ko) * 2011-01-27 2012-06-27 주식회사 엘지실트론 웨이퍼 상에 원추형 구조물 형성 방법
CN102168314B (zh) * 2011-03-23 2012-05-30 浙江大学 直拉硅片的内吸杂工艺
CN104155302B (zh) * 2014-07-03 2017-02-15 胜科纳米（苏州）有限公司 检测硅晶体缺陷的方法
JP6704781B2 (ja) * 2016-04-27 2020-06-03 グローバルウェーハズ・ジャパン株式会社 シリコンウェーハ
WO2019187844A1 (ja) * 2018-03-28 2019-10-03 住友精密工業株式会社 Ｍｅｍｓデバイスの製造方法、ｍｅｍｓデバイス及びそれを用いたシャッタ装置

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2752799B2 (ja) * 1991-03-27 1998-05-18 三菱マテリアル株式会社 Ｓｏｉ基板の製造方法
JPH07193072A (ja) * 1993-12-27 1995-07-28 Nec Corp 半導体基板の製造方法
JP3204855B2 (ja) * 1994-09-30 2001-09-04 新日本製鐵株式会社 半導体基板の製造方法
JP3211233B2 (ja) * 1998-08-31 2001-09-25 日本電気株式会社 Ｓｏｉ基板及びその製造方法
DE60041309D1 (de) * 1999-03-16 2009-02-26 Shinetsu Handotai Kk Herstellungsverfahren für siliziumwafer und siliziumwafer
JP2002134724A (ja) * 2000-10-24 2002-05-10 Mitsubishi Materials Silicon Corp Ｓｏｉ基板の製造方法
US6743495B2 (en) * 2001-03-30 2004-06-01 Memc Electronic Materials, Inc. Thermal annealing process for producing silicon wafers with improved surface characteristics
US6602757B2 (en) * 2001-05-21 2003-08-05 International Business Machines Corporation Self-adjusting thickness uniformity in SOI by high-temperature oxidation of SIMOX and bonded SOI
JP4646440B2 (ja) * 2001-05-28 2011-03-09 信越半導体株式会社 窒素ドープアニールウエーハの製造方法
CN100446196C (zh) * 2001-06-22 2008-12-24 Memc电子材料有限公司 通过离子注入产生具有本征吸除的绝缘体衬底硅结构的方法
US7112509B2 (en) * 2003-05-09 2006-09-26 Ibis Technology Corporation Method of producing a high resistivity SIMOX silicon substrate

Also Published As

Publication number Publication date
US20080044669A1 (en) 2008-02-21
KR20090130872A (ko) 2009-12-24
EP1768185A1 (en) 2007-03-28
CN101010805A (zh) 2007-08-01
CN101847595A (zh) 2010-09-29
CN101847595B (zh) 2013-02-13
WO2005117122A1 (ja) 2005-12-08
JP2005340348A (ja) 2005-12-08
KR20090006878A (ko) 2009-01-15
TW200607021A (en) 2006-02-16
EP1768185A4 (en) 2013-06-19

Similar Documents

Publication Publication Date Title
TWI267144B (en) Method of producing SIMOX substrate and the substrate produced thereby
TW200631101A (en) Method for heat treatment of silicon wafers
CN101728312B (zh) Soi衬底及其制造方法
EP1705698A3 (en) Method of fabricating strained silicon on an SOI substrate
CN100419135C (zh) 低缺陷密度的改变取向的Si及其产品
TW200707635A (en) Method for manufacturing SIMOX wafer and SIMOX wafer
AU2001259344A1 (en) Implantation process using sub-stoichiometric, oxygen doses at different energies
EP0977255A3 (en) A method of fabricating an SOI wafer and SOI wafer fabricated by the method
TW200600620A (en) Semiconductor substrate and semiconductor device, and manufacturing methods thereof
WO2002006568A3 (en) Slicing of single-crystal films using ion implantation
EP1883102A3 (en) Method for improving the quality of an SiC crystal and SiC semiconductor device
JPS6433936A (en) Manufacture of semiconductor device
TW200741958A (en) Method for manufacturing SIMOX wafer and SIMOX wafer obtained by this method
TW200641192A (en) Semiconductor layer structure and process for producing a semiconductor layer structure
FR2899380B1 (fr) Procede de revelation de defauts cristallins dans un substrat massif.
TW200705555A (en) Method for manufacturing SIMOX wafer and SIMOX wafer
CN104821276B (zh) Mos晶体管的制作方法
WO2003041160A3 (en) Two-step ion implantation method with active wafer cooling for buried oxide formation
CN101667553A (zh) 制造降低了secco缺陷密度的绝缘体上半导体衬底的方法
TW200407984A (en) Method for transferring an electrically active thin film
Current et al. Atomic-layer cleaving with Si/sub x/Ge/sub y/strain layers for fabrication of Si and Ge-rich SOI device layers
CN102487003A (zh) 辅助侧墙的形成方法
SG155989A1 (en) Method of producing simox wafer
EP1921672A3 (en) Method for manufacturing SOQ substrate
Komarov et al. Ion-beam formation of nanopores and nanoclusters in SiO2

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees