TW516209B - High performance multi-chip IC package - Google Patents

High performance multi-chip IC package Download PDF

Info

Publication number
TW516209B
TW516209B TW090102134A TW90102134A TW516209B TW 516209 B TW516209 B TW 516209B TW 090102134 A TW090102134 A TW 090102134A TW 90102134 A TW90102134 A TW 90102134A TW 516209 B TW516209 B TW 516209B
Authority
TW
Taiwan
Prior art keywords
substrate
chip
bonded
package
patent application
Prior art date
Application number
TW090102134A
Other languages
English (en)
Chinese (zh)
Inventor
Yinon Degani
Thomas Dixon Dudderar
King Lien Tai
Original Assignee
Lucent Technologies Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Lucent Technologies Inc filed Critical Lucent Technologies Inc
Application granted granted Critical
Publication of TW516209B publication Critical patent/TW516209B/zh

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/50—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor for integrated circuit devices, e.g. power bus, number of leads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0652—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next and on each other, i.e. mixed assemblies
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1532—Connection portion the connection portion being formed on the die mounting surface of the substrate
    • H01L2924/15321—Connection portion the connection portion being formed on the die mounting surface of the substrate being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/14—Structural association of two or more printed circuits
    • H05K1/141—One or more single auxiliary printed circuits mounted on a main printed circuit, e.g. modules, adapters
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/18—Printed circuits structurally associated with non-printed electric components
    • H05K1/189—Printed circuits structurally associated with non-printed electric components characterised by the use of a flexible or folded printed circuit
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/341—Surface mounted components
    • H05K3/3431—Leadless components
    • H05K3/3436—Leadless components having an array of bottom contacts, e.g. pad grid array or ball grid array components

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Chemical & Material Sciences (AREA)
  • Materials Engineering (AREA)
  • Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
  • Combinations Of Printed Boards (AREA)
  • Wire Bonding (AREA)
  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
TW090102134A 2000-02-04 2001-02-02 High performance multi-chip IC package TW516209B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US09/498,005 US6678167B1 (en) 2000-02-04 2000-02-04 High performance multi-chip IC package

Publications (1)

Publication Number Publication Date
TW516209B true TW516209B (en) 2003-01-01

Family

ID=23979222

Family Applications (1)

Application Number Title Priority Date Filing Date
TW090102134A TW516209B (en) 2000-02-04 2001-02-02 High performance multi-chip IC package

Country Status (6)

Country Link
US (1) US6678167B1 (ko)
EP (1) EP1122786A3 (ko)
JP (1) JP2001244406A (ko)
KR (1) KR100742107B1 (ko)
SG (1) SG99346A1 (ko)
TW (1) TW516209B (ko)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI734271B (zh) * 2018-11-29 2021-07-21 美商蘋果公司 具有縮減記憶體通道長度之雙側安裝式大型mcm封裝

Families Citing this family (60)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6627998B1 (en) * 2000-07-27 2003-09-30 International Business Machines Corporation Wafer scale thin film package
JP2002305284A (ja) * 2001-02-05 2002-10-18 Mitsubishi Electric Corp 半導体装置積層構造体
US7176506B2 (en) * 2001-08-28 2007-02-13 Tessera, Inc. High frequency chip packages with connecting elements
US6856007B2 (en) * 2001-08-28 2005-02-15 Tessera, Inc. High-frequency chip packages
DE10142116A1 (de) * 2001-08-30 2002-11-14 Infineon Technologies Ag Elektronisches Bauteil und Verfahren zu seiner Herstellung
DE10142114C1 (de) * 2001-08-30 2003-02-13 Infineon Technologies Ag Elektronisches Bauteil mit wenigstens zwei Halbleiterchips sowie Verfahren zu seiner Herstellung
US20030122173A1 (en) * 2001-12-28 2003-07-03 Rabadam Eleanor P. Package for a non-volatile memory device including integrated passive devices and method for making the same
US7087988B2 (en) * 2002-07-30 2006-08-08 Kabushiki Kaisha Toshiba Semiconductor packaging apparatus
JP3093800U (ja) * 2002-11-01 2003-05-16 アルプス電気株式会社 電子ユニット
US7126210B2 (en) * 2003-04-02 2006-10-24 Stmicroelectronics, Inc. System and method for venting pressure from an integrated circuit package sealed with a lid
JP2004311768A (ja) * 2003-04-08 2004-11-04 Shinko Electric Ind Co Ltd 基板の製造方法及び半導体装置用基板及び半導体装置
WO2004107441A1 (en) * 2003-05-28 2004-12-09 Infineon Technologies Ag An integrated circuit package employing a flexible substrate
KR101078621B1 (ko) * 2003-07-03 2011-11-01 테쎄라 테크놀로지스 아일랜드 리미티드 집적회로 디바이스를 패키징하기 위한 방법 및 장치
US20050067681A1 (en) * 2003-09-26 2005-03-31 Tessera, Inc. Package having integral lens and wafer-scale fabrication method therefor
WO2005031863A1 (en) * 2003-09-26 2005-04-07 Tessera, Inc. Structure and method of making capped chips having vertical interconnects
US20050139984A1 (en) * 2003-12-19 2005-06-30 Tessera, Inc. Package element and packaged chip having severable electrically conductive ties
US20050189635A1 (en) * 2004-03-01 2005-09-01 Tessera, Inc. Packaged acoustic and electromagnetic transducer chips
US20050224942A1 (en) * 2004-03-26 2005-10-13 Fan Ho Semiconductor device with a plurality of ground planes
US20050230842A1 (en) * 2004-04-20 2005-10-20 Texas Instruments Incorporated Multi-chip flip package with substrate for inter-die coupling
JP4738996B2 (ja) * 2004-12-13 2011-08-03 キヤノン株式会社 半導体装置
US8143095B2 (en) * 2005-03-22 2012-03-27 Tessera, Inc. Sequential fabrication of vertical conductive interconnects in capped chips
JP4590294B2 (ja) * 2005-04-13 2010-12-01 株式会社リコー 三次元成形回路部品の製造方法
CN100403532C (zh) * 2005-08-19 2008-07-16 南茂科技股份有限公司 散热型球格阵列封装结构
US20090039482A1 (en) * 2005-08-31 2009-02-12 Jiangqi He Package Including a Microprocessor & Fourth Level Cache
JP2007123457A (ja) * 2005-10-27 2007-05-17 Nec Electronics Corp 半導体モジュール
US7834276B2 (en) * 2005-12-16 2010-11-16 Unitech Printed Circuit Board Corp. Structure for connecting a USB communication interface in a flash memory card by the height difference of a rigid flexible board
US20070190747A1 (en) * 2006-01-23 2007-08-16 Tessera Technologies Hungary Kft. Wafer level packaging to lidded chips
US7936062B2 (en) * 2006-01-23 2011-05-03 Tessera Technologies Ireland Limited Wafer level chip packaging
US20080029879A1 (en) * 2006-03-01 2008-02-07 Tessera, Inc. Structure and method of making lidded chips
CN101480114A (zh) * 2006-07-05 2009-07-08 富士通株式会社 印刷基板和印刷基板单元以及电子设备
US8604605B2 (en) 2007-01-05 2013-12-10 Invensas Corp. Microelectronic assembly with multi-layer support structure
JP2008226945A (ja) * 2007-03-09 2008-09-25 Casio Comput Co Ltd 半導体装置およびその製造方法
US7981698B2 (en) * 2007-03-09 2011-07-19 The Charles Stark Draper Laboratory, Inc. Removal of integrated circuits from packages
JP2008251608A (ja) * 2007-03-29 2008-10-16 Casio Comput Co Ltd 半導体装置およびその製造方法
US8373266B2 (en) * 2007-03-29 2013-02-12 Continental Automotive Systems, Inc. Heat sink mounted on a vehicle-transmission case
US8207607B2 (en) 2007-12-14 2012-06-26 Denso Corporation Semiconductor device with resin mold
US7791175B2 (en) * 2007-12-20 2010-09-07 Mosaid Technologies Incorporated Method for stacking serially-connected integrated circuits and multi-chip device made from same
US8399973B2 (en) * 2007-12-20 2013-03-19 Mosaid Technologies Incorporated Data storage and stackable configurations
US8358155B2 (en) * 2008-01-29 2013-01-22 Oracle America, Inc. Circuit that facilitates proximity communication
US7863732B2 (en) * 2008-03-18 2011-01-04 Stats Chippac Ltd. Ball grid array package system
WO2009119904A1 (ja) 2008-03-28 2009-10-01 日本電気株式会社 半導体装置、その製造方法、プリント回路基板および電子機器
US7871862B2 (en) * 2008-09-08 2011-01-18 Stats Chippac Ltd. Ball grid array package stacking system
US9070679B2 (en) 2009-11-24 2015-06-30 Marvell World Trade Ltd. Semiconductor package with a semiconductor die embedded within substrates
JP5943065B2 (ja) * 2012-03-05 2016-06-29 株式会社村田製作所 接合方法、電子装置の製造方法、および電子部品
US9723725B2 (en) * 2013-05-29 2017-08-01 Finisar Corporation Rigid-flexible circuit interconnects
US9331058B2 (en) 2013-12-05 2016-05-03 Apple Inc. Package with SoC and integrated memory
US10418350B2 (en) 2014-08-11 2019-09-17 Massachusetts Institute Of Technology Semiconductor structures for assembly in multi-layer semiconductor devices including at least one semiconductor structure
CN104159400A (zh) * 2014-08-26 2014-11-19 安捷利电子科技（苏州）有限公司 新型埋入式元器件的封装结构及电路板
US10658424B2 (en) 2015-07-23 2020-05-19 Massachusetts Institute Of Technology Superconducting integrated circuit
US10242968B2 (en) 2015-11-05 2019-03-26 Massachusetts Institute Of Technology Interconnect structure and semiconductor structures for assembly of cryogenic electronic packages
WO2017079417A1 (en) 2015-11-05 2017-05-11 Massachusetts Institute Of Technology Interconnect structures for assembly of semiconductor structures including superconducting integrated circuits
US10068879B2 (en) * 2016-09-19 2018-09-04 General Electric Company Three-dimensional stacked integrated circuit devices and methods of assembling the same
US10586909B2 (en) 2016-10-11 2020-03-10 Massachusetts Institute Of Technology Cryogenic electronic packages and assemblies
US11487445B2 (en) * 2016-11-22 2022-11-01 Intel Corporation Programmable integrated circuit with stacked memory die for storing configuration data
CN108573877B (zh) * 2017-03-14 2021-08-27 兴讯科技股份有限公司 形成贴附式双面载放零件的电子芯片模块的方法
CN108573875A (zh) * 2017-03-14 2018-09-25 兴讯科技股份有限公司 双面载放零件的电子芯片模块
KR102604152B1 (ko) * 2018-10-24 2023-11-20 삼성전기주식회사 인쇄회로기판 및 이를 포함하는 디스플레이 장치
CN109904139B (zh) * 2019-03-08 2020-12-25 中国科学院微电子研究所 带有柔性转接板的大尺寸芯片系统封装结构及其制作方法
CN109887900B (zh) * 2019-03-08 2020-09-15 中国科学院微电子研究所 带有软硬结合板的大尺寸芯片系统封装结构及其制作方法
CN112153811B (zh) * 2019-06-28 2022-07-26 鹏鼎控股(深圳)股份有限公司 电路板及其制作方法

Family Cites Families (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4949224A (en) * 1985-09-20 1990-08-14 Sharp Kabushiki Kaisha Structure for mounting a semiconductor device
US5200362A (en) * 1989-09-06 1993-04-06 Motorola, Inc. Method of attaching conductive traces to an encapsulated semiconductor die using a removable transfer film
US5438224A (en) * 1992-04-23 1995-08-01 Motorola, Inc. Integrated circuit package having a face-to-face IC chip arrangement
US5544017A (en) * 1992-08-05 1996-08-06 Fujitsu Limited Multichip module substrate
US5391917A (en) * 1993-05-10 1995-02-21 International Business Machines Corporation Multiprocessor module packaging
US5430611A (en) * 1993-07-06 1995-07-04 Hewlett-Packard Company Spring-biased heat sink assembly for a plurality of integrated circuits on a substrate
US5474458A (en) * 1993-07-13 1995-12-12 Fujitsu Limited Interconnect carriers having high-density vertical connectors and methods for making the same
JPH07169872A (ja) * 1993-12-13 1995-07-04 Fujitsu Ltd 半導体装置及びその製造方法
US5477082A (en) * 1994-01-11 1995-12-19 Exponential Technology, Inc. Bi-planar multi-chip module
TW373308B (en) * 1995-02-24 1999-11-01 Agere Systems Inc Thin packaging of multi-chip modules with enhanced thermal/power management
JP2725637B2 (ja) * 1995-05-31 1998-03-11 日本電気株式会社 電子回路装置およびその製造方法
TW338180B (en) * 1996-03-29 1998-08-11 Mitsubishi Electric Corp Semiconductor and its manufacturing method
US6005771A (en) * 1996-12-20 1999-12-21 Trw Inc. Electronics cooling technique for spacecraft modules
US5994166A (en) * 1997-03-10 1999-11-30 Micron Technology, Inc. Method of constructing stacked packages
JPH1139279A (ja) * 1997-07-16 1999-02-12 Mitsubishi Electric Corp マイクロコンピュータおよびマルチチップモジュール
US5901041A (en) * 1997-12-02 1999-05-04 Northern Telecom Limited Flexible integrated circuit package
US5998860A (en) * 1997-12-19 1999-12-07 Texas Instruments Incorporated Double sided single inline memory module
US6326696B1 (en) * 1998-02-04 2001-12-04 International Business Machines Corporation Electronic package with interconnected chips
US6274929B1 (en) * 1998-09-01 2001-08-14 Texas Instruments Incorporated Stacked double sided integrated circuit package
US6369444B1 (en) * 1998-05-19 2002-04-09 Agere Systems Guardian Corp. Packaging silicon on silicon multichip modules
JP3109477B2 (ja) * 1998-05-26 2000-11-13 日本電気株式会社 マルチチップモジュール
US6281042B1 (en) * 1998-08-31 2001-08-28 Micron Technology, Inc. Structure and method for a high performance electronic packaging assembly
US6160718A (en) * 1998-12-08 2000-12-12 Viking Components Multi-chip package with stacked chips and interconnect bumps

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI734271B (zh) * 2018-11-29 2021-07-21 美商蘋果公司 具有縮減記憶體通道長度之雙側安裝式大型mcm封裝
US11158621B2 (en) 2018-11-29 2021-10-26 Apple Inc. Double side mounted large MCM package with memory channel length reduction

Also Published As

Publication number Publication date
US6678167B1 (en) 2004-01-13
EP1122786A2 (en) 2001-08-08
KR20010078334A (ko) 2001-08-20
EP1122786A3 (en) 2004-01-28
KR100742107B1 (ko) 2007-07-25
JP2001244406A (ja) 2001-09-07
SG99346A1 (en) 2003-10-27

Similar Documents

Publication Publication Date Title
TW516209B (en) High performance multi-chip IC package
TW415056B (en) Multi-chip packaging structure
US6369448B1 (en) Vertically integrated flip chip semiconductor package
TW462121B (en) Heat sink type ball grid array package
US6326696B1 (en) Electronic package with interconnected chips
US6229216B1 (en) Silicon interposer and multi-chip-module (MCM) with through substrate vias
US4866501A (en) Wafer scale integration
US7674652B2 (en) Methods of forming an integrated circuit package
US5222014A (en) Three-dimensional multi-chip pad array carrier
US5990552A (en) Apparatus for attaching a heat sink to the back side of a flip chip package
US7034388B2 (en) Stack type flip-chip package
US8604603B2 (en) Apparatus having thermal-enhanced and cost-effective 3D IC integration structure with through silicon via interposers
KR100269528B1 (ko) 고성능 멀티 칩 모듈 패키지
US7122904B2 (en) Semiconductor packaging device and manufacture thereof
US20050199992A1 (en) Semiconductor stack package and memory module with improved heat dissipation
US6294838B1 (en) Multi-chip stacked package
TWI225693B (en) Multi-chips package
EP0742681A2 (en) Circuit card having a large module strain relief and heat sink support
TW201423921A (zh) 改善疊合式結構內邏輯晶片的熱效能
US6034425A (en) Flat multiple-chip module micro ball grid array packaging
US20070069370A1 (en) Semiconductor device
JP2007123457A (ja) 半導体モジュール
US6627978B2 (en) Chip package enabling increased input/output density
US6784536B1 (en) Symmetric stack up structure for organic BGA chip carriers
US20060180944A1 (en) Flip chip ball grid array package with constraint plate

Legal Events

Date Code Title Description
GD4A Issue of patent certificate for granted invention patent
MK4A Expiration of patent term of an invention patent