TW430923B - Formation of a bottle shaped trench - Google Patents
Formation of a bottle shaped trenchInfo
- Publication number
- TW430923B TW430923B TW087115487A TW87115487A TW430923B TW 430923 B TW430923 B TW 430923B TW 087115487 A TW087115487 A TW 087115487A TW 87115487 A TW87115487 A TW 87115487A TW 430923 B TW430923 B TW 430923B
- Authority
- TW
- Taiwan
- Prior art keywords
- formation
- trench
- bottle shaped
- shaped trench
- semiconductor device
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/3065—Plasma etching; Reactive-ion etching
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/937,526 US5891807A (en) | 1997-09-25 | 1997-09-25 | Formation of a bottle shaped trench |
Publications (1)
Publication Number | Publication Date |
---|---|
TW430923B true TW430923B (en) | 2001-04-21 |
Family
ID=25470033
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW087115487A TW430923B (en) | 1997-09-25 | 1998-09-17 | Formation of a bottle shaped trench |
Country Status (7)
Country | Link |
---|---|
US (1) | US5891807A (zh) |
EP (1) | EP0908936B1 (zh) |
JP (1) | JPH11162949A (zh) |
KR (1) | KR100500559B1 (zh) |
CN (1) | CN1171286C (zh) |
DE (1) | DE69837981T2 (zh) |
TW (1) | TW430923B (zh) |
Families Citing this family (45)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH1174339A (ja) * | 1997-08-28 | 1999-03-16 | Mitsubishi Electric Corp | 半導体装置及びその製造方法 |
US6060388A (en) * | 1997-10-29 | 2000-05-09 | International Business Machines Corporation | Conductors for microelectronic circuits and method of manufacture |
US6369432B1 (en) | 1998-02-23 | 2002-04-09 | Micron Technology, Inc. | Enhanced capacitor shape |
JP3252789B2 (ja) * | 1998-04-03 | 2002-02-04 | 日本電気株式会社 | エッチング方法 |
US6103585A (en) * | 1998-06-09 | 2000-08-15 | Siemens Aktiengesellschaft | Method of forming deep trench capacitors |
US6235638B1 (en) * | 1999-02-16 | 2001-05-22 | Micron Technology, Inc. | Simplified etching technique for producing multiple undercut profiles |
US6191447B1 (en) | 1999-05-28 | 2001-02-20 | Micro-Ohm Corporation | Power semiconductor devices that utilize tapered trench-based insulating regions to improve electric field profiles in highly doped drift region mesas and methods of forming same |
DE19930188A1 (de) * | 1999-06-30 | 2001-01-04 | Infineon Technologies Ag | Verfahren zur Herstellung von Gräben für Speicherkondensatoren von DRAM-Halbleiterspeichern |
JP4244456B2 (ja) | 1999-08-04 | 2009-03-25 | 株式会社デンソー | 半導体装置の製造方法、絶縁ゲート型バイポーラトランジスタの製造方法及び絶縁ゲート型バイポーラトランジスタ |
US6194284B1 (en) * | 1999-08-30 | 2001-02-27 | Taiwan Semiconductor Manufacturing Company | Method for forming residue free etched silicon layer |
US6214686B1 (en) * | 1999-09-01 | 2001-04-10 | International Business Machines Corporation | Spatially offset deep trenches for high density DRAMS |
US6071823A (en) * | 1999-09-21 | 2000-06-06 | Promos Technology, Inc | Deep trench bottle-shaped etch in centura mark II NG |
DE19956078B4 (de) * | 1999-11-22 | 2006-12-28 | Infineon Technologies Ag | Verfahren zur Herstellung eines Isolationskragens in einem Grabenkondensators |
US6864532B2 (en) | 2000-01-14 | 2005-03-08 | Denso Corporation | Semiconductor device and method for manufacturing the same |
ITMI20010039A1 (it) | 2000-01-14 | 2002-07-11 | Denso Corp | Dispositivo a semiconduttori e metodo per la fabbricazione dello stesso |
US6833079B1 (en) * | 2000-02-17 | 2004-12-21 | Applied Materials Inc. | Method of etching a shaped cavity |
JP4200626B2 (ja) | 2000-02-28 | 2008-12-24 | 株式会社デンソー | 絶縁ゲート型パワー素子の製造方法 |
DE10016340C1 (de) * | 2000-03-31 | 2001-12-06 | Promos Technologies Inc | Verfahren zur Herstellung von flaschenförmigen Tiefgräben zur Verwendung in Halbleitervorrichtungen |
US6284666B1 (en) * | 2000-05-31 | 2001-09-04 | International Business Machines Corporation | Method of reducing RIE lag for deep trench silicon etching |
DE10029036C1 (de) | 2000-06-13 | 2001-08-09 | Infineon Technologies Ag | Verfahren zur Erhöhung der Trenchkapazität |
US6358856B1 (en) * | 2000-11-21 | 2002-03-19 | Advanced Micro Devices, Inc. | Bright field image reversal for contact hole patterning |
US6544838B2 (en) * | 2001-03-13 | 2003-04-08 | Infineon Technologies Ag | Method of deep trench formation with improved profile control and surface area |
FR2826179A1 (fr) * | 2001-06-14 | 2002-12-20 | St Microelectronics Sa | Tranchee d'isolement profonde et procede de realisation |
KR100475271B1 (ko) * | 2002-12-06 | 2005-03-10 | 주식회사 하이닉스반도체 | 반도체소자의 소자분리막 형성방법 |
DE10333995B4 (de) | 2003-07-25 | 2018-10-25 | Robert Bosch Gmbh | Verfahren zum Ätzen eines Halbleitermaterials |
KR100487657B1 (ko) * | 2003-08-13 | 2005-05-03 | 삼성전자주식회사 | 리세스된 게이트를 갖는 모스 트렌지스터 및 그의 제조방법 |
GB0401622D0 (en) * | 2004-01-26 | 2004-02-25 | Oxford Instr Plasma Technology | Plasma etching process |
KR100707803B1 (ko) * | 2005-10-28 | 2007-04-17 | 주식회사 하이닉스반도체 | 리세스 게이트를 갖는 반도체 소자의 제조방법 |
CN100435287C (zh) * | 2006-04-03 | 2008-11-19 | 中芯国际集成电路制造(上海)有限公司 | 去除晶片针状缺陷的方法以及电容器的制造方法 |
US7410862B2 (en) * | 2006-04-28 | 2008-08-12 | International Business Machines Corporation | Trench capacitor and method for fabricating the same |
US7375413B2 (en) * | 2006-05-26 | 2008-05-20 | International Business Machines Corporation | Trench widening without merging |
US7709320B2 (en) * | 2006-06-28 | 2010-05-04 | International Business Machines Corporation | Method of fabricating trench capacitors and memory cells using trench capacitors |
US7560360B2 (en) * | 2006-08-30 | 2009-07-14 | International Business Machines Corporation | Methods for enhancing trench capacitance and trench capacitor |
JP2008108923A (ja) * | 2006-10-26 | 2008-05-08 | Elpida Memory Inc | 半導体装置及びその製造方法 |
KR20080038503A (ko) * | 2006-10-30 | 2008-05-07 | 주식회사 하이닉스반도체 | 리세스 게이트를 갖는 반도체 소자의 제조 방법 |
KR100818654B1 (ko) * | 2006-12-01 | 2008-04-01 | 주식회사 하이닉스반도체 | 벌브형 리세스 게이트를 갖는 반도체 소자 및 그 제조 방법 |
US7846791B2 (en) * | 2007-11-08 | 2010-12-07 | International Business Machines Corporation | Structure for a trench capacitor |
US7863180B2 (en) * | 2008-05-06 | 2011-01-04 | International Business Machines Corporation | Through substrate via including variable sidewall profile |
JP2011204808A (ja) * | 2010-03-25 | 2011-10-13 | Panasonic Corp | 半導体装置および半導体装置の製造方法 |
JP5719579B2 (ja) * | 2010-12-06 | 2015-05-20 | 株式会社アルバック | プラズマエッチング方法 |
JP2012204395A (ja) * | 2011-03-23 | 2012-10-22 | Toshiba Corp | 半導体装置およびその製造方法 |
CN102386122B (zh) * | 2011-11-02 | 2017-06-09 | 上海华虹宏力半导体制造有限公司 | 采用硬掩膜形成隔离沟槽的方法 |
JP6106519B2 (ja) * | 2013-05-09 | 2017-04-05 | 東京エレクトロン株式会社 | 基板処理方法、プログラム、制御装置、成膜装置及び基板処理システム |
US9666665B2 (en) | 2014-04-09 | 2017-05-30 | Infineon Technologies Ag | Semiconductor device with semiconductor mesa including a constriction |
CN105489482A (zh) * | 2014-09-17 | 2016-04-13 | 北大方正集团有限公司 | Vdmos沟槽刻蚀方法及vdmos |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4855017A (en) * | 1985-05-03 | 1989-08-08 | Texas Instruments Incorporated | Trench etch process for a single-wafer RIE dry etch reactor |
US4726879A (en) * | 1986-09-08 | 1988-02-23 | International Business Machines Corporation | RIE process for etching silicon isolation trenches and polycides with vertical surfaces |
US5013400A (en) * | 1990-01-30 | 1991-05-07 | General Signal Corporation | Dry etch process for forming champagne profiles, and dry etch apparatus |
US5403435A (en) * | 1992-01-23 | 1995-04-04 | Micron Technology, Inc. | Process for selectively etching integrated circuit devices having deep trenches or troughs or elevated features with re-entrant profiles |
JPH0637275A (ja) * | 1992-07-13 | 1994-02-10 | Toshiba Corp | 半導体記憶装置及びその製造方法 |
US5605600A (en) * | 1995-03-13 | 1997-02-25 | International Business Machines Corporation | Etch profile shaping through wafer temperature control |
-
1997
- 1997-09-25 US US08/937,526 patent/US5891807A/en not_active Expired - Lifetime
-
1998
- 1998-09-15 CN CNB981191835A patent/CN1171286C/zh not_active Expired - Lifetime
- 1998-09-17 TW TW087115487A patent/TW430923B/zh not_active IP Right Cessation
- 1998-09-22 JP JP10268072A patent/JPH11162949A/ja active Pending
- 1998-09-23 KR KR10-1998-0039360A patent/KR100500559B1/ko not_active IP Right Cessation
- 1998-09-25 DE DE69837981T patent/DE69837981T2/de not_active Expired - Fee Related
- 1998-09-25 EP EP98307809A patent/EP0908936B1/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
DE69837981T2 (de) | 2008-01-24 |
CN1212455A (zh) | 1999-03-31 |
DE69837981D1 (de) | 2007-08-09 |
CN1171286C (zh) | 2004-10-13 |
KR19990030049A (ko) | 1999-04-26 |
KR100500559B1 (ko) | 2005-09-26 |
EP0908936A3 (en) | 2000-10-18 |
JPH11162949A (ja) | 1999-06-18 |
EP0908936A2 (en) | 1999-04-14 |
EP0908936B1 (en) | 2007-06-27 |
US5891807A (en) | 1999-04-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TW430923B (en) | Formation of a bottle shaped trench | |
TW359035B (en) | FET and/or bipolar devices formed in thin vertical silicon on insulator (SOI) structures | |
TW344858B (en) | Highly integrated and reliable DRAM and its manufacture | |
WO2002084745A3 (en) | Power semiconductor devices and methods of forming same | |
EP2362422A3 (en) | Vertical power semiconductor device and method of making the same | |
EP0622842A3 (en) | Method of manufacturing a contact on the front face of the silicon substrate of an SOI chip. | |
TW337040B (en) | Method of doping trench sidewalls before trench etching | |
TW354857B (en) | Trench isolation structure and fabrication thereof | |
MY129570A (en) | Semiconductor integrated circuit device and a method of manufacturing the same | |
EP0236123A3 (en) | A semiconductor device and method for preparing the same | |
TW377501B (en) | Method of dual damascene | |
TW334576B (en) | Semiconductor device and method for making a semiconductor device | |
EP0424299A3 (en) | Selective silicon nitride plasma etching | |
TW269052B (en) | Process for semiconductor wafer, semiconductor integrated circuit and devices thereof | |
TW369683B (en) | A method for forming a semiconductor device having a shallow junction and a low sheet resistance | |
TW288205B (en) | Process of fabricating high-density flat cell mask read only memory | |
TW339469B (en) | Methods to prevent divot formation in shallow trench isolation areas and integrated circuit chip formed thereby | |
TW374203B (en) | A method for forming a fine contact hole in a semiconductor device | |
TW362259B (en) | Method for forming an isolation region in a semiconductor device and resulting structure | |
TW334593B (en) | Semiconductor device and method of manufacturing the same | |
EP0809281A3 (en) | Improvements in or relating to semiconductor devices | |
TW336337B (en) | Method for forming field oxide of semiconductor device | |
TW342530B (en) | Process for forming a semiconductor tungsten plug | |
TW302539B (en) | Manufacturing method of deep submicron PMOS device shallow junction | |
TW372347B (en) | Semiconductor device having tungsten nitride sidewalls formed on tungsten regions and method of construction |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
GD4A | Issue of patent certificate for granted invention patent | ||
MK4A | Expiration of patent term of an invention patent |