TW366519B - Semiconductor device - Google Patents
Semiconductor deviceInfo
- Publication number
- TW366519B TW366519B TW087103394A TW87103394A TW366519B TW 366519 B TW366519 B TW 366519B TW 087103394 A TW087103394 A TW 087103394A TW 87103394 A TW87103394 A TW 87103394A TW 366519 B TW366519 B TW 366519B
- Authority
- TW
- Taiwan
- Prior art keywords
- layer
- conductor layer
- semiconductor device
- interlayer insulation
- contact opening
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/5226—Via connections in a multilevel interconnection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP9320850A JPH11154701A (ja) | 1997-11-21 | 1997-11-21 | 半導体装置 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| TW366519B true TW366519B (en) | 1999-08-11 |
Family
ID=18125952
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW087103394A TW366519B (en) | 1997-11-21 | 1998-03-09 | Semiconductor device |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US6175156B1 (enExample) |
| JP (1) | JPH11154701A (enExample) |
| KR (1) | KR100268629B1 (enExample) |
| CN (1) | CN1149671C (enExample) |
| DE (1) | DE19813741B4 (enExample) |
| TW (1) | TW366519B (enExample) |
Families Citing this family (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6545359B1 (en) | 1998-12-18 | 2003-04-08 | Semiconductor Energy Laboratory Co., Ltd. | Wiring line and manufacture process thereof, and semiconductor device and manufacturing process thereof |
| US6965165B2 (en) * | 1998-12-21 | 2005-11-15 | Mou-Shiung Lin | Top layers of metal for high performance IC's |
| JP2003031657A (ja) * | 2001-07-18 | 2003-01-31 | Mitsubishi Electric Corp | 半導体装置およびその製造方法 |
| CN100342526C (zh) * | 2003-08-22 | 2007-10-10 | 全懋精密科技股份有限公司 | 有电性连接垫金属保护层的半导体封装基板结构及其制法 |
| JP2005252027A (ja) * | 2004-03-04 | 2005-09-15 | Nec Electronics Corp | 多層配線構造の半導体装置 |
| JP2008060532A (ja) * | 2006-08-04 | 2008-03-13 | Seiko Epson Corp | 半導体装置 |
| US8264077B2 (en) * | 2008-12-29 | 2012-09-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | Backside metal of redistribution line with silicide layer on through-silicon via of semiconductor chips |
Family Cites Families (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS4834686A (enExample) * | 1971-09-09 | 1973-05-21 | ||
| US4648937A (en) * | 1985-10-30 | 1987-03-10 | International Business Machines Corporation | Method of preventing asymmetric etching of lines in sub-micrometer range sidewall images transfer |
| KR900003618B1 (ko) * | 1986-05-30 | 1990-05-26 | 후지쓰가부시끼가이샤 | 반도체장치 및 그 제조방법 |
| JP2546297B2 (ja) * | 1987-11-02 | 1996-10-23 | 日本電気株式会社 | 半導体記憶装置 |
| US5027185A (en) * | 1988-06-06 | 1991-06-25 | Industrial Technology Research Institute | Polycide gate FET with salicide |
| JPH02222148A (ja) * | 1989-02-22 | 1990-09-04 | Yamaha Corp | 半導体装置 |
| DE69123175T2 (de) * | 1990-05-31 | 1997-04-03 | Canon Kk | Verfahren zur Verdrahtung einer Halbleiterschaltung |
| JPH06326106A (ja) * | 1993-03-18 | 1994-11-25 | Sony Corp | ダミーパターンの形成方法 |
| JP2955459B2 (ja) * | 1993-12-20 | 1999-10-04 | 株式会社東芝 | 半導体装置の製造方法 |
| JPH08293523A (ja) * | 1995-02-21 | 1996-11-05 | Seiko Epson Corp | 半導体装置およびその製造方法 |
| US6015326A (en) * | 1996-09-03 | 2000-01-18 | Advanced Vision Technologies,Inc. | Fabrication process for electron field-emission display |
-
1997
- 1997-11-21 JP JP9320850A patent/JPH11154701A/ja active Pending
-
1998
- 1998-03-09 TW TW087103394A patent/TW366519B/zh not_active IP Right Cessation
- 1998-03-27 DE DE19813741A patent/DE19813741B4/de not_active Expired - Lifetime
- 1998-04-21 US US09/063,414 patent/US6175156B1/en not_active Expired - Lifetime
- 1998-05-04 KR KR1019980015909A patent/KR100268629B1/ko not_active Expired - Lifetime
- 1998-06-02 CN CNB981093957A patent/CN1149671C/zh not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| DE19813741B4 (de) | 2005-09-22 |
| DE19813741A1 (de) | 1999-06-02 |
| CN1149671C (zh) | 2004-05-12 |
| CN1218291A (zh) | 1999-06-02 |
| JPH11154701A (ja) | 1999-06-08 |
| US6175156B1 (en) | 2001-01-16 |
| HK1019118A1 (en) | 2000-01-21 |
| KR19990044725A (ko) | 1999-06-25 |
| KR100268629B1 (ko) | 2000-10-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| SG84587A1 (en) | Semiconductor device and method of formation | |
| TW430950B (en) | Semiconductor device having reduced effective substrate resistivity and associated methods | |
| EP0269211A3 (en) | Semiconductor device having a metallic layer | |
| MY115056A (en) | Semiconductor integrated circuit device for connecting semiconductor region and electrical wiring metal via titanium silicide layer and method of fabrication thereof | |
| WO2003017359A1 (fr) | Dispositif a semiconducteur, son procede de production et solution de galvanoplastie | |
| KR960032640A (ko) | 탄화규소 금속 확산 차단층 | |
| EP0174773A3 (en) | Semiconductor device having interconnection layers | |
| EP0791960A3 (en) | Semiconductor devices having protruding contacts and method for making the same | |
| TW346683B (en) | Semiconductor device and process for producing the same | |
| TW283268B (en) | Contamination guard ring for semiconductor integrated circuit applications | |
| TW334590B (en) | Semiconductor device and its manufacture | |
| TW344098B (en) | Semiconductor integrated circuit device and process for making the same | |
| EP0215583A3 (en) | Bipolar and/or mos devices fabricated on integrated circuit substrates | |
| EP0315422A3 (en) | Semiconductor memory device having an ohmic contact between an aluminum-silicon alloy metallization film and a silicon substrate | |
| DE3663871D1 (en) | Integrated semiconductor circuit having an aluminium or aluminium alloy contact conductor path and an intermediate tantalum silicide layer as a diffusion barrier | |
| HK45795A (en) | Semi-conductor device | |
| TW366519B (en) | Semiconductor device | |
| TW349250B (en) | Plastic encapsulation for integrated circuits having plated copper top surface level interconnect | |
| TW357448B (en) | Semiconductor device | |
| GB2364170B (en) | Dual damascene bond pad structure for lowering stress and allowing circuitry under pads and a process to form the same | |
| MY133863A (en) | Passive component integrated circuit chip | |
| TW429580B (en) | Semiconductor processing methods of forming contact openings, methods of forming electrical connections and interconnections, and integrated circuitry | |
| EP0394722A3 (en) | Multilevel metallization for vlsi and method for forming the same | |
| TW332897B (en) | Integrated circuit | |
| TW507385B (en) | Cross under metal interconnection structure of self scanning light-emitting device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| MK4A | Expiration of patent term of an invention patent |