TW337614B - A semiconductor device - Google Patents

A semiconductor device

Info

Publication number
TW337614B
TW337614B TW086106802A TW86106802A TW337614B TW 337614 B TW337614 B TW 337614B TW 086106802 A TW086106802 A TW 086106802A TW 86106802 A TW86106802 A TW 86106802A TW 337614 B TW337614 B TW 337614B
Authority
TW
Taiwan
Prior art keywords
semiconductor device
sectors
transistors
chip
deployed
Prior art date
Application number
TW086106802A
Other languages
English (en)
Chinese (zh)
Inventor
Masatoshi Watanabe
Original Assignee
Fujitsu Ltd
Fujitsu Vlsi Kk
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd, Fujitsu Vlsi Kk filed Critical Fujitsu Ltd
Application granted granted Critical
Publication of TW337614B publication Critical patent/TW337614B/zh

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/90—Masterslice integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05552—Shape in top view
    • H01L2224/05554—Shape in top view being square

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
TW086106802A 1996-09-24 1997-09-27 A semiconductor device TW337614B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP25176596A JP3962441B2 (ja) 1996-09-24 1996-09-24 半導体装置

Publications (1)

Publication Number Publication Date
TW337614B true TW337614B (en) 1998-08-01

Family

ID=17227590

Family Applications (1)

Application Number Title Priority Date Filing Date
TW086106802A TW337614B (en) 1996-09-24 1997-09-27 A semiconductor device

Country Status (4)

Country Link
US (1) US5903019A (enExample)
JP (1) JP3962441B2 (enExample)
KR (1) KR100260345B1 (enExample)
TW (1) TW337614B (enExample)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3989038B2 (ja) * 1996-04-17 2007-10-10 株式会社ルネサステクノロジ 半導体集積回路装置
JP3914649B2 (ja) * 1999-02-10 2007-05-16 株式会社東芝 半導体装置
US6696712B1 (en) * 2000-08-11 2004-02-24 Seiko Epson Corporation Semicustom IC having adjacent macrocells
JP2001339047A (ja) * 2000-05-29 2001-12-07 Matsushita Electric Ind Co Ltd 半導体装置
JP4798881B2 (ja) * 2001-06-18 2011-10-19 富士通セミコンダクター株式会社 半導体集積回路装置
US7217966B1 (en) * 2005-02-18 2007-05-15 National Semiconductor Corporation Self-protecting transistor array
US7594198B2 (en) * 2007-02-27 2009-09-22 Taiwan Semiconductor Manufacturing Co., Ltd. Ultra fine pitch I/O design for microchips
US9786663B2 (en) * 2013-08-23 2017-10-10 Qualcomm Incorporated Layout construction for addressing electromigration
US9972624B2 (en) * 2013-08-23 2018-05-15 Qualcomm Incorporated Layout construction for addressing electromigration

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5300796A (en) * 1988-06-29 1994-04-05 Hitachi, Ltd. Semiconductor device having an internal cell array region and a peripheral region surrounding the internal cell array for providing input/output basic cells
JPH02152254A (ja) * 1988-12-02 1990-06-12 Mitsubishi Electric Corp 半導体集積回路装置
JP3185271B2 (ja) * 1991-09-13 2001-07-09 日本電気株式会社 半導体集積回路
JP3228583B2 (ja) * 1992-03-31 2001-11-12 株式会社東芝 半導体集積回路装置
JP2822781B2 (ja) * 1992-06-11 1998-11-11 三菱電機株式会社 マスタスライス方式半導体集積回路装置
JPH06326194A (ja) * 1993-05-17 1994-11-25 Mitsubishi Electric Corp 半導体集積回路装置

Also Published As

Publication number Publication date
JPH1098108A (ja) 1998-04-14
US5903019A (en) 1999-05-11
JP3962441B2 (ja) 2007-08-22
KR19980024049A (ko) 1998-07-06
KR100260345B1 (ko) 2000-07-01

Similar Documents

Publication Publication Date Title
TW372317B (en) Non-volatile semiconductor memory apparatus
TW350106B (en) Semiconductor elements and the manufacturing method
TW339455B (en) An electrode structure of semiconductor integrated circuit and method for forming the package therefor
AU2001279145A1 (en) Modular memory device
GB2307998B (en) Sub word line driving circuit and a semiconductor memory device using the same
TW340257B (en) Semiconductor device and process thereof
AU4322097A (en) Semiconductor device, method for manufacturing the same, circuit board, and flexible substrate
TW329055B (en) Semiconductor memory device
DE69729673D1 (de) Chipträger und Halbleiteranordnung mit diesem Chipträger
AU3832297A (en) Semiconductor memory device having faulty cells
FR2670322B1 (fr) Modules de memoire a l'etat solide et dispositifs de memoire comportant de tels modules
EP0665556A3 (en) Solid state memory device.
TW352449B (en) Method and apparatus for making single chip, contactless window ROM
DE69527814D1 (de) Integrierte Halbleiterschaltung mit zwei Versorgungsspannungen
DE68917398D1 (de) Integrierte Schaltungshalbleiteranordnung mit verbesserter Einrichtung für Speiseleitungen.
DE69433543D1 (de) Halbleitervorrichtung.
EP0651393A3 (en) Semiconductor memory device.
TW328172B (en) Ferroelectric device for use in integrated circuits and method of making the same
DE69020384D1 (de) Integrierte Halbleiterspeicherschaltung mit Möglichkeit zum Maskieren des Schreibens im Speicher.
TW354420B (en) The structure of a metal inner connecting line and the method for arranging the same
EP0596565A3 (en) Novel device configuration with multiple hv-ldmos transistors and a floating well circuit.
TW337614B (en) A semiconductor device
TW348266B (en) Semiconductor memory device
TW359036B (en) Semiconductor memory
IT1285396B1 (it) Dispositivo dissipatore per circuiti integrati.

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees