TW312766B - - Google Patents
Download PDFInfo
- Publication number
- TW312766B TW312766B TW085115516A TW85115516A TW312766B TW 312766 B TW312766 B TW 312766B TW 085115516 A TW085115516 A TW 085115516A TW 85115516 A TW85115516 A TW 85115516A TW 312766 B TW312766 B TW 312766B
- Authority
- TW
- Taiwan
- Prior art keywords
- address
- signal
- shift register
- circuit
- selection mode
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/04—Arrangements for selecting an address in a digital store using a sequential addressing device, e.g. shift register, counter
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Dram (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP7337279A JPH09180443A (ja) | 1995-12-25 | 1995-12-25 | 半導体メモリ回路 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| TW312766B true TW312766B (enExample) | 1997-08-11 |
Family
ID=18307121
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW085115516A TW312766B (enExample) | 1995-12-25 | 1996-12-16 |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US5777946A (enExample) |
| EP (1) | EP0782143B1 (enExample) |
| JP (1) | JPH09180443A (enExample) |
| KR (1) | KR100228455B1 (enExample) |
| DE (1) | DE69622138T2 (enExample) |
| TW (1) | TW312766B (enExample) |
Families Citing this family (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4612139B2 (ja) * | 2000-02-08 | 2011-01-12 | 富士通セミコンダクター株式会社 | 入力回路及びその入力回路を利用する半導体装置 |
| KR100368132B1 (ko) | 2000-03-27 | 2003-01-15 | 한국과학기술원 | 메모리 어드레싱 방법 |
| JP2002366428A (ja) * | 2001-06-06 | 2002-12-20 | Mitsubishi Electric Corp | メモリコントローラ |
| US6980030B1 (en) * | 2003-06-26 | 2005-12-27 | Xilinx, Inc. | Embedded function units with decoding |
| KR20050082055A (ko) * | 2004-02-17 | 2005-08-22 | 삼성전자주식회사 | 메모리 제어 장치 및 방법 |
| US10346244B2 (en) * | 2017-08-10 | 2019-07-09 | Micron Technology, Inc. | Shared address counters for multiple modes of operation in a memory device |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4624006A (en) * | 1985-05-10 | 1986-11-18 | Linear Technology Corporation | Bidirectional shift register using parallel inverters with adjustable transconductance |
| DE3742514A1 (de) * | 1986-12-24 | 1988-07-07 | Mitsubishi Electric Corp | Variable verzoegerungsschaltung |
| US4985872A (en) * | 1989-06-23 | 1991-01-15 | Vlsi Technology, Inc. | Sequencing column select circuit for a random access memory |
| JP3080520B2 (ja) * | 1993-09-21 | 2000-08-28 | 富士通株式会社 | シンクロナスｄｒａｍ |
| JP3185568B2 (ja) * | 1994-11-22 | 2001-07-11 | 日本電気株式会社 | 半導体記憶装置 |
| US5598376A (en) * | 1994-12-23 | 1997-01-28 | Micron Technology, Inc. | Distributed write data drivers for burst access memories |
-
1995
- 1995-12-25 JP JP7337279A patent/JPH09180443A/ja active Pending
-
1996
- 1996-12-16 TW TW085115516A patent/TW312766B/zh not_active IP Right Cessation
- 1996-12-20 US US08/770,404 patent/US5777946A/en not_active Expired - Lifetime
- 1996-12-23 EP EP96120772A patent/EP0782143B1/en not_active Expired - Lifetime
- 1996-12-23 DE DE69622138T patent/DE69622138T2/de not_active Expired - Lifetime
- 1996-12-24 KR KR1019960071474A patent/KR100228455B1/ko not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| KR100228455B1 (ko) | 1999-11-01 |
| JPH09180443A (ja) | 1997-07-11 |
| EP0782143B1 (en) | 2002-07-03 |
| EP0782143A3 (en) | 1998-06-24 |
| KR970051298A (ko) | 1997-07-29 |
| US5777946A (en) | 1998-07-07 |
| DE69622138T2 (de) | 2002-12-12 |
| DE69622138D1 (de) | 2002-08-08 |
| EP0782143A2 (en) | 1997-07-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6078546A (en) | Synchronous semiconductor memory device with double data rate scheme | |
| TW564437B (en) | Semiconductor memory device having data masking pin and memory system including the same | |
| US7404018B2 (en) | Read latency control circuit | |
| TW426857B (en) | Semiconductor integrated circuit memory | |
| US6061295A (en) | Integrated circuit memory devices having time compensated column selection capability for improving write operation reliability | |
| JP3535788B2 (ja) | 半導体記憶装置 | |
| JP3177094B2 (ja) | 半導体記憶装置 | |
| EP1040404A1 (en) | Method and apparatus for coupling signals between two circuits operating in different clock domains | |
| TW296434B (enExample) | ||
| TW312766B (enExample) | ||
| TW317635B (enExample) | ||
| TW308691B (enExample) | ||
| EP0521165A1 (en) | Semiconductor storing device | |
| TW378329B (en) | Semiconductor device and semiconductor memory device | |
| TW440863B (en) | Data transmission circuitry of a synchronous semiconductor memory device | |
| TW517460B (en) | Synchronous circuit for generating internal signal synchronized to external signal | |
| KR100572845B1 (ko) | 반도체 집적 회로 | |
| TW425566B (en) | A multi-bank testing apparatus for a synchronous dram | |
| TW392172B (en) | Synchronous semiconductor memory device | |
| TW311278B (en) | Semiconductor memory device | |
| EP0325105B1 (en) | Multiport memory | |
| KR890010914A (ko) | 시리얼 액세스 메모리로 이루어진 반도체 기억장치 | |
| TW461185B (en) | Circuit of generating cycle for semiconductor test apparatus | |
| JPS6220632B2 (enExample) | ||
| TW425574B (en) | A semiconductor memory device having a plurality of memory blocks |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| MM4A | Annulment or lapse of patent due to non-payment of fees |