TW311278B - Semiconductor memory device - Google Patents
Semiconductor memory device Download PDFInfo
- Publication number
- TW311278B TW311278B TW085113973A TW85113973A TW311278B TW 311278 B TW311278 B TW 311278B TW 085113973 A TW085113973 A TW 085113973A TW 85113973 A TW85113973 A TW 85113973A TW 311278 B TW311278 B TW 311278B
- Authority
- TW
- Taiwan
- Prior art keywords
- signal
- port
- bit line
- write
- output
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 50
- 101100449067 Neurospora crassa (strain ATCC 24698 / 74-OR23-1A / CBS 708.71 / DSM 1257 / FGSC 987) cbs-2 gene Proteins 0.000 claims description 6
- 230000001960 triggered effect Effects 0.000 claims description 5
- 238000006243 chemical reaction Methods 0.000 claims description 4
- 101100508840 Daucus carota INV3 gene Proteins 0.000 claims description 3
- 238000001514 detection method Methods 0.000 claims description 3
- 230000000737 periodic effect Effects 0.000 claims description 2
- 239000000463 material Substances 0.000 claims 2
- PCTMTFRHKVHKIS-BMFZQQSSSA-N (1s,3r,4e,6e,8e,10e,12e,14e,16e,18s,19r,20r,21s,25r,27r,30r,31r,33s,35r,37s,38r)-3-[(2r,3s,4s,5s,6r)-4-amino-3,5-dihydroxy-6-methyloxan-2-yl]oxy-19,25,27,30,31,33,35,37-octahydroxy-18,20,21-trimethyl-23-oxo-22,39-dioxabicyclo[33.3.1]nonatriaconta-4,6,8,10 Chemical compound C1C=C2C[C@@H](OS(O)(=O)=O)CC[C@]2(C)[C@@H]2[C@@H]1[C@@H]1CC[C@H]([C@H](C)CCCC(C)C)[C@@]1(C)CC2.O[C@H]1[C@@H](N)[C@H](O)[C@@H](C)O[C@H]1O[C@H]1/C=C/C=C/C=C/C=C/C=C/C=C/C=C/[C@H](C)[C@@H](O)[C@@H](C)[C@H](C)OC(=O)C[C@H](O)C[C@H](O)CC[C@@H](O)[C@H](O)C[C@H](O)C[C@](O)(C[C@H](O)[C@H]2C(O)=O)O[C@H]2C1 PCTMTFRHKVHKIS-BMFZQQSSSA-N 0.000 claims 1
- 230000004913 activation Effects 0.000 claims 1
- 229910052709 silver Inorganic materials 0.000 claims 1
- 239000004332 silver Substances 0.000 claims 1
- 238000000034 method Methods 0.000 abstract description 4
- 230000005540 biological transmission Effects 0.000 description 45
- 101000622137 Homo sapiens P-selectin Proteins 0.000 description 35
- 102100023472 P-selectin Human genes 0.000 description 35
- 238000010586 diagram Methods 0.000 description 26
- 101150110971 CIN7 gene Proteins 0.000 description 9
- 101150110298 INV1 gene Proteins 0.000 description 9
- 101100397044 Xenopus laevis invs-a gene Proteins 0.000 description 9
- 230000000630 rising effect Effects 0.000 description 9
- 102100024032 Linker for activation of T-cells family member 1 Human genes 0.000 description 7
- 230000000875 corresponding effect Effects 0.000 description 6
- 101100182248 Caenorhabditis elegans lat-2 gene Proteins 0.000 description 5
- 208000003251 Pruritus Diseases 0.000 description 5
- 230000002441 reversible effect Effects 0.000 description 5
- 101100099821 Neurospora crassa (strain ATCC 24698 / 74-OR23-1A / CBS 708.71 / DSM 1257 / FGSC 987) cbs-1 gene Proteins 0.000 description 4
- 102100029469 WD repeat and HMG-box DNA-binding protein 1 Human genes 0.000 description 4
- 101710097421 WD repeat and HMG-box DNA-binding protein 1 Proteins 0.000 description 4
- 230000001934 delay Effects 0.000 description 3
- 230000006870 function Effects 0.000 description 3
- 230000001360 synchronised effect Effects 0.000 description 3
- 101100182247 Caenorhabditis elegans lat-1 gene Proteins 0.000 description 2
- 101000708573 Homo sapiens Y+L amino acid transporter 2 Proteins 0.000 description 2
- 108091006232 SLC7A5 Proteins 0.000 description 2
- 102100032803 Y+L amino acid transporter 2 Human genes 0.000 description 2
- 210000004907 gland Anatomy 0.000 description 2
- 230000000762 glandular Effects 0.000 description 2
- FSPGHNOTSORRHO-POCWEVLXSA-N (3s)-4-[[(2s)-1-amino-1-oxo-3-phenylpropan-2-yl]amino]-3-[[(2s)-2-[[(2s)-2-[[(2s)-2-[[4-[benzyl-(2-chloroethyldiazenyl)amino]-4-oxobutanoyl]amino]propanoyl]amino]-3-(1h-indol-3-yl)propanoyl]amino]-4-methylsulfanylbutanoyl]amino]-4-oxobutanoic acid Chemical compound N([C@@H](C)C(=O)N[C@@H](CC=1C2=CC=CC=C2NC=1)C(=O)N[C@@H](CCSC)C(=O)N[C@@H](CC(O)=O)C(=O)N[C@@H](CC=1C=CC=CC=1)C(N)=O)C(=O)CCC(=O)N(N=NCCCl)CC1=CC=CC=C1 FSPGHNOTSORRHO-POCWEVLXSA-N 0.000 description 1
- 241000269350 Anura Species 0.000 description 1
- 101001116774 Homo sapiens Methionine-R-sulfoxide reductase B2, mitochondrial Proteins 0.000 description 1
- 241000406668 Loxodonta cyclotis Species 0.000 description 1
- 102100024862 Methionine-R-sulfoxide reductase B2, mitochondrial Human genes 0.000 description 1
- 101000605024 Rattus norvegicus Large neutral amino acids transporter small subunit 1 Proteins 0.000 description 1
- 230000003321 amplification Effects 0.000 description 1
- 230000008094 contradictory effect Effects 0.000 description 1
- 230000002079 cooperative effect Effects 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 230000003111 delayed effect Effects 0.000 description 1
- 230000009977 dual effect Effects 0.000 description 1
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 description 1
- 238000009434 installation Methods 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 230000002452 interceptive effect Effects 0.000 description 1
- 230000007257 malfunction Effects 0.000 description 1
- 210000003205 muscle Anatomy 0.000 description 1
- 238000003199 nucleic acid amplification method Methods 0.000 description 1
- 230000036961 partial effect Effects 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 238000010248 power generation Methods 0.000 description 1
- 238000004321 preservation Methods 0.000 description 1
- 235000015067 sauces Nutrition 0.000 description 1
- 239000000344 soap Substances 0.000 description 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1075—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers for multiport memories each having random access ports and serial ports, e.g. video RAM
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
- G11C11/412—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using field-effect transistors only
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
- G11C11/413—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction
- G11C11/417—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction for memory cells of the field-effect type
- G11C11/419—Read-write [R-W] circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
- G11C7/1057—Data output buffers, e.g. comprising level conversion circuits, circuits for adapting load
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/12—Bit line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, equalising circuits, for bit lines
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/10—Decoders
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/16—Multiple access memory array, e.g. addressing one storage element via at least two independent addressing line groups
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Multimedia (AREA)
- Static Random-Access Memory (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP11359296A JP3892078B2 (ja) | 1996-05-08 | 1996-05-08 | 半導体記憶装置 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| TW311278B true TW311278B (en) | 1997-07-21 |
Family
ID=14616125
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW085113973A TW311278B (en) | 1996-05-08 | 1996-11-14 | Semiconductor memory device |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US5774410A (enExample) |
| JP (1) | JP3892078B2 (enExample) |
| KR (1) | KR100236886B1 (enExample) |
| CN (1) | CN1128449C (enExample) |
| DE (1) | DE19651340C2 (enExample) |
| TW (1) | TW311278B (enExample) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US10867641B2 (en) | 2018-09-14 | 2020-12-15 | Toshiba Memory Corporation | Data latch circuit and semiconductor memory device |
| TWI820090B (zh) * | 2018-09-14 | 2023-11-01 | 日商鎧俠股份有限公司 | 半導體記憶裝置 |
Families Citing this family (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH1153886A (ja) * | 1997-08-05 | 1999-02-26 | Oki Micro Design Miyazaki:Kk | 半導体記憶装置 |
| FR2839830A1 (fr) * | 2002-05-17 | 2003-11-21 | Koninkl Philips Electronics Nv | Memoire pour decodeur turbo |
| DE10345549B3 (de) * | 2003-09-30 | 2005-04-28 | Infineon Technologies Ag | Integrierte Speicherschaltung |
| JP5038657B2 (ja) * | 2006-06-26 | 2012-10-03 | ルネサスエレクトロニクス株式会社 | 半導体集積回路装置 |
| US8638276B2 (en) * | 2008-07-10 | 2014-01-28 | Samsung Display Co., Ltd. | Organic light emitting display and method for driving the same |
| JP5310439B2 (ja) * | 2009-09-18 | 2013-10-09 | ソニー株式会社 | 半導体メモリデバイスおよびチップ積層型の半導体デバイス |
| US11361819B2 (en) * | 2017-12-14 | 2022-06-14 | Advanced Micro Devices, Inc. | Staged bitline precharge |
| US11615837B2 (en) | 2020-09-22 | 2023-03-28 | Qualcomm Incorporated | Pseudo-triple-port SRAM datapaths |
| FR3146542A1 (fr) * | 2023-03-07 | 2024-09-13 | Stmicroelectronics International N.V. | Dispositif mémoire |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4030961A (en) * | 1974-08-14 | 1977-06-21 | Saint-Gobain Industries | Device for assembling glass sheets and layers of plastic material |
| JPS60111394A (ja) * | 1983-11-22 | 1985-06-17 | Toshiba Corp | メモリセル |
| EP0473819A1 (en) * | 1990-09-05 | 1992-03-11 | International Business Machines Corporation | Multiport memory cell |
| US5289432A (en) * | 1991-04-24 | 1994-02-22 | International Business Machines Corporation | Dual-port static random access memory cell |
| JP3606951B2 (ja) * | 1995-06-26 | 2005-01-05 | 株式会社ルネサステクノロジ | 半導体記憶装置 |
-
1996
- 1996-05-08 JP JP11359296A patent/JP3892078B2/ja not_active Expired - Fee Related
- 1996-11-14 TW TW085113973A patent/TW311278B/zh active
- 1996-12-10 DE DE19651340A patent/DE19651340C2/de not_active Expired - Fee Related
-
1997
- 1997-01-10 CN CN97102207A patent/CN1128449C/zh not_active Expired - Fee Related
- 1997-01-20 KR KR1019970001504A patent/KR100236886B1/ko not_active Expired - Fee Related
- 1997-08-21 US US08/916,010 patent/US5774410A/en not_active Expired - Lifetime
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US10867641B2 (en) | 2018-09-14 | 2020-12-15 | Toshiba Memory Corporation | Data latch circuit and semiconductor memory device |
| US11574663B2 (en) | 2018-09-14 | 2023-02-07 | Kioxia Corporation | Data latch circuit and semiconductor memory device |
| TWI820090B (zh) * | 2018-09-14 | 2023-11-01 | 日商鎧俠股份有限公司 | 半導體記憶裝置 |
Also Published As
| Publication number | Publication date |
|---|---|
| DE19651340C2 (de) | 2000-02-03 |
| CN1128449C (zh) | 2003-11-19 |
| JP3892078B2 (ja) | 2007-03-14 |
| KR100236886B1 (ko) | 2000-01-15 |
| KR970076807A (ko) | 1997-12-12 |
| DE19651340A1 (de) | 1997-11-13 |
| JPH09297994A (ja) | 1997-11-18 |
| US5774410A (en) | 1998-06-30 |
| CN1164742A (zh) | 1997-11-12 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TW442793B (en) | Semiconductor memory device | |
| TW440869B (en) | Programmable delay control in a memory | |
| TW311278B (en) | Semiconductor memory device | |
| TW307869B (en) | Semiconductor memory | |
| TW406267B (en) | Refreshing method for a semiconductor memory device and a circuit therefor | |
| TWI251237B (en) | Latch circuit and synchronous memory including the same | |
| TW395045B (en) | Semiconductor memory, data read method for semiconductor memory and data storage apparatus | |
| US5257236A (en) | Static RAM | |
| KR100439272B1 (ko) | 데이터 전송 지연 시간이 짧은 반도체 메모리 장치 | |
| TW432795B (en) | Semiconductor integrated circuit apparatus | |
| TW411461B (en) | A synchronous DRAM including an output data latch circuit being controlled by burst address | |
| TW457484B (en) | Semiconductor storage device | |
| JP2001184864A (ja) | 半導体記憶装置 | |
| US6438054B1 (en) | Semiconductor integrated circuit | |
| TW594742B (en) | Semiconductor memory device | |
| TW400520B (en) | Semiconductor memory device | |
| US6751116B2 (en) | Semiconductor memory device | |
| TW473736B (en) | A memory utilizing a programmable delay to control address buffers | |
| JPH09320261A (ja) | 半導体記憶装置および制御信号発生回路 | |
| TW382132B (en) | Data buffer for multi-state programmable memory | |
| CN111128262B (zh) | 存储器电路、电路控制方法、集成电路器件及处理器 | |
| TW425566B (en) | A multi-bank testing apparatus for a synchronous dram | |
| TW475174B (en) | Semiconductor memory device | |
| TW465085B (en) | Synchronous DRAM having different column operating cycle pulses in read-out and write-in operation | |
| TW388119B (en) | Decode signal comparator |