TW301022B - - Google Patents
Download PDFInfo
- Publication number
- TW301022B TW301022B TW085102096A TW85102096A TW301022B TW 301022 B TW301022 B TW 301022B TW 085102096 A TW085102096 A TW 085102096A TW 85102096 A TW85102096 A TW 85102096A TW 301022 B TW301022 B TW 301022B
- Authority
- TW
- Taiwan
- Prior art keywords
- substrate
- insulating layer
- layer
- transition metal
- patent application
- Prior art date
Links
Classifications
-
- H10W10/00—
-
- H10W10/01—
-
- H10W10/0148—
-
- H10W10/018—
-
- H10W10/10—
-
- H10W10/17—
Landscapes
- Element Separation (AREA)
- Local Oxidation Of Silicon (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR1019950003727A KR100190367B1 (ko) | 1995-02-24 | 1995-02-24 | 소자분리막형성방법 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| TW301022B true TW301022B (OSRAM) | 1997-03-21 |
Family
ID=19408771
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW085102096A TW301022B (OSRAM) | 1995-02-24 | 1996-02-24 |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US5668043A (OSRAM) |
| JP (1) | JP2788889B2 (OSRAM) |
| KR (1) | KR100190367B1 (OSRAM) |
| CN (1) | CN1048821C (OSRAM) |
| TW (1) | TW301022B (OSRAM) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TW365047B (en) * | 1996-10-04 | 1999-07-21 | Winbond Electronics Corp | Manufacturing method for simultaneously forming trenches of different depths |
| US6686283B1 (en) * | 1999-02-05 | 2004-02-03 | Texas Instruments Incorporated | Shallow trench isolation planarization using self aligned isotropic etch |
| US6306723B1 (en) | 2000-03-13 | 2001-10-23 | Chartered Semiconductor Manufacturing Ltd. | Method to form shallow trench isolations without a chemical mechanical polish |
| CN110223916B (zh) * | 2019-05-06 | 2022-03-08 | 瑞声科技(新加坡)有限公司 | 一种硅晶片的加工方法 |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5766627A (en) * | 1980-10-13 | 1982-04-22 | Toshiba Corp | Manufacture of semiconductor device |
| JPS5893220A (ja) * | 1981-11-30 | 1983-06-02 | Toshiba Corp | 半導体単結晶膜の製造方法 |
| JPH01321629A (ja) * | 1988-06-23 | 1989-12-27 | Nec Corp | 薄膜形成方法 |
| US5256591A (en) * | 1991-01-07 | 1993-10-26 | Gold Star Electron Co., Ltd. | Method for forming isolation region in semiconductor device using trench |
-
1995
- 1995-02-24 KR KR1019950003727A patent/KR100190367B1/ko not_active Expired - Fee Related
-
1996
- 1996-02-22 US US08/605,691 patent/US5668043A/en not_active Expired - Lifetime
- 1996-02-24 TW TW085102096A patent/TW301022B/zh active
- 1996-02-24 CN CN96101498A patent/CN1048821C/zh not_active Expired - Fee Related
- 1996-02-26 JP JP8038523A patent/JP2788889B2/ja not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| JPH08264634A (ja) | 1996-10-11 |
| CN1134038A (zh) | 1996-10-23 |
| JP2788889B2 (ja) | 1998-08-20 |
| KR100190367B1 (ko) | 1999-06-01 |
| US5668043A (en) | 1997-09-16 |
| KR960032673A (ko) | 1996-09-17 |
| CN1048821C (zh) | 2000-01-26 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TW400614B (en) | The manufacture method of Shallow Trench Isolation(STI) | |
| TW306041B (en) | Trench isolation method | |
| TW396520B (en) | Process for shallow trench isolation | |
| TW410423B (en) | Manufacture method of shallow trench isolation | |
| JPH08279552A5 (OSRAM) | ||
| JPH0555364A (ja) | 半導体素子の隔離膜形成方法 | |
| TW392308B (en) | Method of making metal oxide semiconductor (MOS) in IC | |
| JPH09107028A (ja) | 半導体装置の素子分離方法 | |
| TW389982B (en) | Method of manufacturing shallow trench isolation | |
| TW466684B (en) | Method for forming deep trench capacitor under shallow trench isolation structure | |
| TW301022B (OSRAM) | ||
| TW406356B (en) | A method of manufacturing shallow trench isolation structure | |
| US6306741B1 (en) | Method of patterning gate electrodes with high K gate dielectrics | |
| TW400612B (en) | The manufacturing method of a transistor | |
| TW461039B (en) | Method for manufacturing self-aligned contact of MOS device and structure manufactured by the same | |
| JPH09120989A (ja) | スペーサを利用した半導体装置のトレンチの形成方法 | |
| TW412794B (en) | Manufacturing method of semiconductor devices | |
| TW479294B (en) | Manufacturing method of shallow trench isolation structure | |
| JPH0555361A (ja) | 半導体装置及びその製造方法 | |
| TW451314B (en) | Manufacture method of semiconductor device | |
| TW425656B (en) | Manufacturing method of device isolation structure | |
| TW382781B (en) | Self-aligned contact and self-aligned contact process using the same | |
| TW411572B (en) | Manufacturing method of the borderless contact | |
| TW447019B (en) | Manufacturing method of a gate structure for reducing stress | |
| TW476137B (en) | Manufacturing method of gate oxide |