TW300998B - - Google Patents
Download PDFInfo
- Publication number
- TW300998B TW300998B TW085106862A TW85106862A TW300998B TW 300998 B TW300998 B TW 300998B TW 085106862 A TW085106862 A TW 085106862A TW 85106862 A TW85106862 A TW 85106862A TW 300998 B TW300998 B TW 300998B
- Authority
- TW
- Taiwan
- Prior art keywords
- latch
- signal
- address
- patent application
- page
- Prior art date
Links
- 238000006243 chemical reaction Methods 0.000 claims description 28
- 238000000034 method Methods 0.000 claims description 11
- 239000003990 capacitor Substances 0.000 claims description 7
- 230000004044 response Effects 0.000 claims description 7
- 230000003321 amplification Effects 0.000 claims description 6
- 238000003199 nucleic acid amplification method Methods 0.000 claims description 6
- 230000002079 cooperative effect Effects 0.000 claims description 5
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 claims description 4
- 239000000463 material Substances 0.000 claims description 2
- 238000012546 transfer Methods 0.000 claims description 2
- 238000010586 diagram Methods 0.000 description 13
- 238000012545 processing Methods 0.000 description 3
- 230000000694 effects Effects 0.000 description 2
- 230000003139 buffering effect Effects 0.000 description 1
- 230000001276 controlling effect Effects 0.000 description 1
- 238000013500 data storage Methods 0.000 description 1
- 239000000428 dust Substances 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 230000005055 memory storage Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 238000010998 test method Methods 0.000 description 1
- 238000012360 testing method Methods 0.000 description 1
- 239000008832 zhongfu Substances 0.000 description 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C17/00—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
- G11C7/106—Data output latches
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/10—Decoders
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Read Only Memory (AREA)
- Dram (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR1019950014967A KR100190385B1 (ko) | 1995-06-07 | 1995-06-07 | 2스테이지 래치회로를 이용한 페이지 모드 마스크롬 및 그 제어방법 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| TW300998B true TW300998B (enExample) | 1997-03-21 |
Family
ID=19416613
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW085106862A TW300998B (enExample) | 1995-06-07 | 1996-06-07 |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US5691943A (enExample) |
| JP (1) | JP2887108B2 (enExample) |
| KR (1) | KR100190385B1 (enExample) |
| GB (1) | GB2301917B (enExample) |
| TW (1) | TW300998B (enExample) |
Families Citing this family (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5644538A (en) * | 1996-03-01 | 1997-07-01 | Micron Technology, Inc. | Circuit and method for controllng the duration of pulses in a control signal from an electronic system |
| KR100247064B1 (ko) * | 1997-04-10 | 2000-03-15 | 윤종용 | 콤팩트디스크-롬 드라이브의 디코딩장치에서 에러정정을 위한 메모리 리드회로 |
| EP0913829A1 (en) * | 1997-10-31 | 1999-05-06 | STMicroelectronics S.r.l. | Memory circuit with improved address signal generator |
| US6065066A (en) * | 1998-06-02 | 2000-05-16 | Adaptec, Inc. | System for data stream packer and unpacker integrated circuit which align data stored in a two level latch |
| US6873707B1 (en) * | 2000-09-28 | 2005-03-29 | Cisco Technology, Inc. | Hardware-based encryption/decryption employing cycle stealing |
| US7006634B1 (en) * | 2000-09-28 | 2006-02-28 | Cisco Technology, Inc. | Hardware-based encryption/decryption employing dual ported key storage |
| KR100431331B1 (ko) * | 2002-08-21 | 2004-05-12 | 삼성전자주식회사 | 반도체 메모리장치의 입출력 센스 앰프 구동방법 및 그구동제어회로 |
| KR100498186B1 (ko) * | 2003-03-11 | 2005-07-01 | 주식회사 엑셀반도체 | 데이터 리드의 오동작을 방지하기 위한페이지액티브회로를 구비한 의사 에스램 |
| CN103177767B (zh) * | 2013-04-08 | 2015-09-23 | 中国兵器工业集团第二一四研究所苏州研发中心 | 一种用于一次编程存储器的简化存储方法 |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0748307B2 (ja) * | 1989-06-08 | 1995-05-24 | 株式会社東芝 | 半導体メモリ装置 |
| EP0505653A1 (en) * | 1991-03-29 | 1992-09-30 | International Business Machines Corporation | Combined sense amplifier and latching circuit for high speed ROMs |
| JP2696026B2 (ja) * | 1991-11-21 | 1998-01-14 | 株式会社東芝 | 半導体記憶装置 |
| KR950004854B1 (ko) * | 1992-10-08 | 1995-05-15 | 삼성전자 주식회사 | 반도체 메모리 장치 |
| WO2016147730A1 (ja) | 2015-03-19 | 2016-09-22 | 高崎 将紘 | 決済処理装置、方法、及びコンピュータプログラム |
-
1995
- 1995-06-07 KR KR1019950014967A patent/KR100190385B1/ko not_active Expired - Fee Related
-
1996
- 1996-06-06 GB GB9611798A patent/GB2301917B/en not_active Expired - Fee Related
- 1996-06-07 JP JP14612996A patent/JP2887108B2/ja not_active Expired - Fee Related
- 1996-06-07 TW TW085106862A patent/TW300998B/zh active
- 1996-06-07 US US08/659,837 patent/US5691943A/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| JP2887108B2 (ja) | 1999-04-26 |
| GB9611798D0 (en) | 1996-08-07 |
| KR970003259A (ko) | 1997-01-28 |
| GB2301917B (en) | 1999-09-01 |
| JPH09129824A (ja) | 1997-05-16 |
| US5691943A (en) | 1997-11-25 |
| KR100190385B1 (ko) | 1999-06-01 |
| GB2301917A (en) | 1996-12-18 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2838967B2 (ja) | 同期型半導体装置用パワーカット回路 | |
| US20130051114A1 (en) | Data read circuit, a non-volatile memory device having the same, and a method of reading data from the non-volatile memory device | |
| TW422990B (en) | SDRAM clocking test mode | |
| TW300998B (enExample) | ||
| JPH0256757B2 (enExample) | ||
| KR960012013A (ko) | 동기형 반도체 기억 장치 | |
| JPH06333388A (ja) | 半導体記憶装置 | |
| JPH07192470A (ja) | 半導体メモリの出力回路 | |
| TW507212B (en) | Burst architecture for a flash memory | |
| TW498344B (en) | A SDRAM with a maskable input | |
| US20040047220A1 (en) | Semiconductor memory device allowing reduction of I/O terminals | |
| JP4559760B2 (ja) | マルチビット制御機能を有する不揮発性強誘電体メモリ装置 | |
| TW434553B (en) | Nonvolatile memory semiconductor devices having alternative programming operations | |
| CN113851179A (zh) | 与输入/输出衬垫具有一对一关系的错误校正码电路以及相关设备和方法 | |
| US6337814B1 (en) | Semiconductor memory device having reference potential generating circuit | |
| TW388119B (en) | Decode signal comparator | |
| TW578152B (en) | Data writing method for semiconductor memory device | |
| TW321740B (enExample) | ||
| JP2011060394A (ja) | 半導体装置及びデータ処理システム | |
| TW434569B (en) | Semiconductor integrated circuit | |
| TW421800B (en) | Semiconductor memory device | |
| Izumikawa et al. | A 400 MHz, 300 mW, 8 kb, CMOS SRAM macro with a current sensing scheme | |
| TW552582B (en) | Semiconductor memory device including high speed address decoder and address decoding method thereof | |
| US7020029B2 (en) | Semiconductor memory device for preventing skew and timing error of output data | |
| JP2979185B2 (ja) | ブロックライト制御機能を有するシンクロナスグラフィックｒａｍ |