JP2887108B2 - ２ステージラッチ回路を利用したページモードマスクロム及びその制御方法 - Google Patents

２ステージラッチ回路を利用したページモードマスクロム及びその制御方法

Info

Publication number
JP2887108B2
JP2887108B2 JP14612996A JP14612996A JP2887108B2 JP 2887108 B2 JP2887108 B2 JP 2887108B2 JP 14612996 A JP14612996 A JP 14612996A JP 14612996 A JP14612996 A JP 14612996A JP 2887108 B2 JP2887108 B2 JP 2887108B2
Authority
JP
Japan
Prior art keywords
page
gate
address
output
clock
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP14612996A
Other languages
English (en)
Japanese (ja)
Other versions
JPH09129824A (ja
Inventor
ソー ユン チャン
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
SK Hynix Inc
Original Assignee
Hyundai Electronics Industries Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hyundai Electronics Industries Co Ltd filed Critical Hyundai Electronics Industries Co Ltd
Publication of JPH09129824A publication Critical patent/JPH09129824A/ja
Application granted granted Critical
Publication of JP2887108B2 publication Critical patent/JP2887108B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C17/00—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G11C7/106—Data output latches
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management 
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/10—Decoders

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Read Only Memory (AREA)
  • Dram (AREA)
JP14612996A 1995-06-07 1996-06-07 ２ステージラッチ回路を利用したページモードマスクロム及びその制御方法 Expired - Fee Related JP2887108B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR1995-14967 1995-06-07
KR1019950014967A KR100190385B1 (ko) 1995-06-07 1995-06-07 2스테이지 래치회로를 이용한 페이지 모드 마스크롬 및 그 제어방법

Publications (2)

Publication Number Publication Date
JPH09129824A JPH09129824A (ja) 1997-05-16
JP2887108B2 true JP2887108B2 (ja) 1999-04-26

Family

ID=19416613

Family Applications (1)

Application Number Title Priority Date Filing Date
JP14612996A Expired - Fee Related JP2887108B2 (ja) 1995-06-07 1996-06-07 ２ステージラッチ回路を利用したページモードマスクロム及びその制御方法

Country Status (5)

Country Link
US (1) US5691943A (enExample)
JP (1) JP2887108B2 (enExample)
KR (1) KR100190385B1 (enExample)
GB (1) GB2301917B (enExample)
TW (1) TW300998B (enExample)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5644538A (en) * 1996-03-01 1997-07-01 Micron Technology, Inc. Circuit and method for controllng the duration of pulses in a control signal from an electronic system
KR100247064B1 (ko) * 1997-04-10 2000-03-15 윤종용 콤팩트디스크-롬 드라이브의 디코딩장치에서 에러정정을 위한 메모리 리드회로
EP0913829A1 (en) * 1997-10-31 1999-05-06 STMicroelectronics S.r.l. Memory circuit with improved address signal generator
US6065066A (en) * 1998-06-02 2000-05-16 Adaptec, Inc. System for data stream packer and unpacker integrated circuit which align data stored in a two level latch
US6873707B1 (en) * 2000-09-28 2005-03-29 Cisco Technology, Inc. Hardware-based encryption/decryption employing cycle stealing
US7006634B1 (en) * 2000-09-28 2006-02-28 Cisco Technology, Inc. Hardware-based encryption/decryption employing dual ported key storage
KR100431331B1 (ko) * 2002-08-21 2004-05-12 삼성전자주식회사 반도체 메모리장치의 입출력 센스 앰프 구동방법 및 그구동제어회로
KR100498186B1 (ko) * 2003-03-11 2005-07-01 주식회사 엑셀반도체 데이터 리드의 오동작을 방지하기 위한페이지액티브회로를 구비한 의사 에스램
CN103177767B (zh) * 2013-04-08 2015-09-23 中国兵器工业集团第二一四研究所苏州研发中心 一种用于一次编程存储器的简化存储方法

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6412040B2 (ja) 2015-03-19 2018-10-24 高崎 将紘 決済処理装置、方法、及びコンピュータプログラム

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0748307B2 (ja) * 1989-06-08 1995-05-24 株式会社東芝 半導体メモリ装置
EP0505653A1 (en) * 1991-03-29 1992-09-30 International Business Machines Corporation Combined sense amplifier and latching circuit for high speed ROMs
JP2696026B2 (ja) * 1991-11-21 1998-01-14 株式会社東芝 半導体記憶装置
KR950004854B1 (ko) * 1992-10-08 1995-05-15 삼성전자 주식회사 반도체 메모리 장치

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6412040B2 (ja) 2015-03-19 2018-10-24 高崎 将紘 決済処理装置、方法、及びコンピュータプログラム

Also Published As

Publication number Publication date
TW300998B (enExample) 1997-03-21
GB9611798D0 (en) 1996-08-07
KR970003259A (ko) 1997-01-28
GB2301917B (en) 1999-09-01
JPH09129824A (ja) 1997-05-16
US5691943A (en) 1997-11-25
KR100190385B1 (ko) 1999-06-01
GB2301917A (en) 1996-12-18

Similar Documents

Publication Publication Date Title
US5955905A (en) Signal generator with synchronous mirror delay circuit
JP2838967B2 (ja) 同期型半導体装置用パワーカット回路
JP2616567B2 (ja) 半導体記憶装置
US4862348A (en) Microcomputer having high-speed and low-speed operation modes for reading a memory
US4866675A (en) Semiconductor memory circuit having a delay circuit
JPH08102189A (ja) 同期型半導体記憶装置
JP3894273B2 (ja) 同期式メモリ装置
JP4499069B2 (ja) 同期式半導体メモリ装置のカラム選択ライン制御回路及びその制御方法
EP1398785B1 (en) Semiconductor memory
US6122220A (en) Circuits and methods for generating internal signals for integrated circuits by dynamic inversion and resetting
JP2887108B2 (ja) ２ステージラッチ回路を利用したページモードマスクロム及びその制御方法
JP2832693B2 (ja) 出力制御回路を備えたｄｒａｍ
EP0766251B1 (en) Semiconducteur memory device having extended margin in latching input signal
US7379376B2 (en) Internal address generator
US6704240B2 (en) Predecoder control circuit
US6606272B2 (en) Method and circuit for processing output data in pipelined circuits
KR970029812A (ko) 컬럼 선택 신호 제어회로
US7120083B2 (en) Structure and method for transferring column address
JP2908776B2 (ja) メモリ装置用ライトリカバリ保障回路及び動作信号制御方法
JP3324277B2 (ja) シンクロナスｄｒａｍ
JP2001344977A (ja) 半導体記憶装置
JP3038544B2 (ja) 半導体メモリ装置のバッファ回路
JPH1116350A (ja) 半導体記憶装置
JPH0765577A (ja) 半導体記憶装置の出力回路
JPH11162165A (ja) 半導体記憶装置

Legal Events

Date Code Title Description
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 19990202

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees