US5691218A
(en)
*
|
1993-07-01 |
1997-11-25 |
Lsi Logic Corporation |
Method of fabricating a programmable polysilicon gate array base cell structure
|
JP3144967B2
(ja)
*
|
1993-11-08 |
2001-03-12 |
株式会社日立製作所 |
半導体集積回路およびその製造方法
|
US5774371A
(en)
*
|
1994-08-03 |
1998-06-30 |
Matsushita Electric Industrial Co., Ltd. |
Semiconductor integrated circuit and layout designing method for the same
|
US5612638A
(en)
*
|
1994-08-17 |
1997-03-18 |
Microunity Systems Engineering, Inc. |
Time multiplexed ratioed logic
|
US5552333A
(en)
*
|
1994-09-16 |
1996-09-03 |
Lsi Logic Corporation |
Method for designing low profile variable width input/output cells
|
US6845349B1
(en)
|
1995-04-21 |
2005-01-18 |
Renesas Technology Corp. |
Method for designing semiconductor integrated circuit and automatic designing device
|
US6260185B1
(en)
|
1995-04-21 |
2001-07-10 |
Hitachi, Ltd. |
Method for designing semiconductor integrated circuit and automatic designing device
|
TW298686B
(zh)
|
1995-04-25 |
1997-02-21 |
Hitachi Ltd |
|
JP3618424B2
(ja)
*
|
1995-09-07 |
2005-02-09 |
エイ・アイ・エル株式会社 |
低消費電力論理回路
|
US6097221A
(en)
*
|
1995-12-11 |
2000-08-01 |
Kawasaki Steel Corporation |
Semiconductor integrated circuit capable of realizing logic functions
|
US5923569A
(en)
*
|
1995-10-17 |
1999-07-13 |
Matsushita Electric Industrial Co., Ltd. |
Method for designing layout of semiconductor integrated circuit semiconductor integrated circuit obtained by the same method and method for verifying timing thereof
|
US5990502A
(en)
*
|
1995-12-29 |
1999-11-23 |
Lsi Logic Corporation |
High density gate array cell architecture with metallization routing tracks having a variable pitch
|
US5760428A
(en)
*
|
1996-01-25 |
1998-06-02 |
Lsi Logic Corporation |
Variable width low profile gate array input/output architecture
|
US5698873A
(en)
*
|
1996-03-08 |
1997-12-16 |
Lsi Logic Corporation |
High density gate array base cell architecture
|
WO1998031101A1
(fr)
*
|
1996-04-16 |
1998-07-16 |
Hitachi, Ltd. |
Circuit logique combinant un circuit a transistors a canaux et un circuit cmos, et procede mettant en oeuvre cette combinaison
|
US6313666B1
(en)
|
1996-04-16 |
2001-11-06 |
Hitachi, Ltd. |
Logic circuit including combined pass transistor and CMOS circuit and a method of synthesizing the logic circuit
|
US5796128A
(en)
*
|
1996-07-25 |
1998-08-18 |
Translogic Technology, Inc. |
Gate array with fully wired multiplexer circuits
|
US6088523A
(en)
*
|
1996-11-20 |
2000-07-11 |
Cadence Design Systems, Inc. |
Method and apparatus for simulating an electrical circuit design using approximate circuit element tapers
|
US7076410B1
(en)
*
|
1997-01-27 |
2006-07-11 |
Unisys Corporation |
Method and apparatus for efficiently viewing a number of selected components using a database editor tool
|
US5780883A
(en)
*
|
1997-02-28 |
1998-07-14 |
Translogic Technology, Inc. |
Gate array architecture for multiplexer based circuits
|
US5977574A
(en)
*
|
1997-03-28 |
1999-11-02 |
Lsi Logic Corporation |
High density gate array cell architecture with sharing of well taps between cells
|
WO1998047180A1
(fr)
|
1997-04-11 |
1998-10-22 |
Hitachi, Ltd. |
Circuit integre a semiconducteur
|
JP3008892B2
(ja)
*
|
1997-05-28 |
2000-02-14 |
日本電気株式会社 |
半導体装置
|
US6185719B1
(en)
*
|
1997-06-06 |
2001-02-06 |
Kawasaki Steel Corporation |
Pass-transistor logic circuit and a method of designing thereof
|
JP3777768B2
(ja)
*
|
1997-12-26 |
2006-05-24 |
株式会社日立製作所 |
半導体集積回路装置およびセルライブラリを記憶した記憶媒体および半導体集積回路の設計方法
|
US6114731A
(en)
*
|
1998-03-27 |
2000-09-05 |
Adaptec, Inc. |
Low capacitance ESD structure having a source inside a well and the bottom portion of the drain inside a substrate
|
US6078068A
(en)
*
|
1998-07-15 |
2000-06-20 |
Adaptec, Inc. |
Electrostatic discharge protection bus/die edge seal
|
EP1156523A4
(en)
*
|
1999-02-17 |
2003-08-06 |
Hitachi Ltd |
STORAGE MEDIUM AND METHOD FOR MANUFACTURING AN INTEGRATED SEMICONDUCTOR CIRCUIT
|
US6480032B1
(en)
*
|
1999-03-04 |
2002-11-12 |
Intel Corporation |
Gate array architecture
|
JP3986036B2
(ja)
|
1999-04-16 |
2007-10-03 |
株式会社日立製作所 |
半導体集積回路装置
|
JP3647323B2
(ja)
*
|
1999-07-30 |
2005-05-11 |
富士通株式会社 |
半導体集積回路
|
US6448818B1
(en)
*
|
1999-12-30 |
2002-09-10 |
Intel Corporation |
Apparatus, method and system for a ratioed NOR logic arrangement
|
US6445214B2
(en)
|
2000-02-03 |
2002-09-03 |
Hitachi, Ltd. |
Semiconductor integrated circuit
|
JP2002318825A
(ja)
|
2001-04-20 |
2002-10-31 |
Hitachi Ltd |
論理回路の設計方法
|
US7082104B2
(en)
*
|
2001-05-18 |
2006-07-25 |
Intel Corporation |
Network device switch
|
US6792589B2
(en)
*
|
2001-06-15 |
2004-09-14 |
Science & Technology Corporation @ Unm |
Digital design using selection operations
|
AU2002315382A1
(en)
*
|
2001-06-15 |
2003-01-02 |
Science And Technology Corporation @ Unm |
Pass-transistor very large scale integration
|
US7093224B2
(en)
|
2001-08-28 |
2006-08-15 |
Intel Corporation |
Model-based logic design
|
US7130784B2
(en)
*
|
2001-08-29 |
2006-10-31 |
Intel Corporation |
Logic simulation
|
US20030046054A1
(en)
*
|
2001-08-29 |
2003-03-06 |
Wheeler William R. |
Providing modeling instrumentation with an application programming interface to a GUI application
|
US6721925B2
(en)
*
|
2001-08-29 |
2004-04-13 |
Intel Corporation |
Employing intelligent logical models to enable concise logic representations for clarity of design description and for rapid design capture
|
US6859913B2
(en)
|
2001-08-29 |
2005-02-22 |
Intel Corporation |
Representing a simulation model using a hardware configuration database
|
US7073156B2
(en)
*
|
2001-08-29 |
2006-07-04 |
Intel Corporation |
Gate estimation process and method
|
US6983427B2
(en)
*
|
2001-08-29 |
2006-01-03 |
Intel Corporation |
Generating a logic design
|
US7197724B2
(en)
*
|
2002-01-17 |
2007-03-27 |
Intel Corporation |
Modeling a logic design
|
JP2003218210A
(ja)
*
|
2002-01-23 |
2003-07-31 |
Mitsubishi Electric Corp |
半導体集積回路、自動配置配線装置及び半導体集積回路の多電源供給方法並びにプログラム
|
US20030145311A1
(en)
*
|
2002-01-25 |
2003-07-31 |
Wheeler William R. |
Generating simulation code
|
JP2003216670A
(ja)
*
|
2002-01-25 |
2003-07-31 |
Hitachi Ltd |
コンピュータ読み取り可能な記録媒体および半導体集積回路装置
|
US6938226B2
(en)
*
|
2003-01-17 |
2005-08-30 |
Infineon Technologies Ag |
7-tracks standard cell library
|
JP4141322B2
(ja)
*
|
2003-06-13 |
2008-08-27 |
Necエレクトロニクス株式会社 |
半導体集積回路の自動配線方法及び半導体集積回路の設計のプログラム
|
US7506278B1
(en)
*
|
2005-03-08 |
2009-03-17 |
Xilinx, Inc. |
Method and apparatus for improving multiplexer implementation on integrated circuits
|
US7510668B2
(en)
*
|
2005-11-10 |
2009-03-31 |
General Electric Company |
Low cost antenna array fabrication technology
|
US7917879B2
(en)
|
2007-08-02 |
2011-03-29 |
Tela Innovations, Inc. |
Semiconductor device with dynamic array section
|
US8658542B2
(en)
|
2006-03-09 |
2014-02-25 |
Tela Innovations, Inc. |
Coarse grid design methods and structures
|
US9563733B2
(en)
|
2009-05-06 |
2017-02-07 |
Tela Innovations, Inc. |
Cell circuit and layout with linear finfet structures
|
US9009641B2
(en)
|
2006-03-09 |
2015-04-14 |
Tela Innovations, Inc. |
Circuits with linear finfet structures
|
US9230910B2
(en)
|
2006-03-09 |
2016-01-05 |
Tela Innovations, Inc. |
Oversized contacts and vias in layout defined by linearly constrained topology
|
US7763534B2
(en)
|
2007-10-26 |
2010-07-27 |
Tela Innovations, Inc. |
Methods, structures and designs for self-aligning local interconnects used in integrated circuits
|
US8541879B2
(en)
|
2007-12-13 |
2013-09-24 |
Tela Innovations, Inc. |
Super-self-aligned contacts and method for making the same
|
US9035359B2
(en)
|
2006-03-09 |
2015-05-19 |
Tela Innovations, Inc. |
Semiconductor chip including region including linear-shaped conductive structures forming gate electrodes and having electrical connection areas arranged relative to inner region between transistors of different types and associated methods
|
US8839175B2
(en)
|
2006-03-09 |
2014-09-16 |
Tela Innovations, Inc. |
Scalable meta-data objects
|
US7446352B2
(en)
|
2006-03-09 |
2008-11-04 |
Tela Innovations, Inc. |
Dynamic array architecture
|
US7956421B2
(en)
|
2008-03-13 |
2011-06-07 |
Tela Innovations, Inc. |
Cross-coupled transistor layouts in restricted gate level layout architecture
|
US8448102B2
(en)
|
2006-03-09 |
2013-05-21 |
Tela Innovations, Inc. |
Optimizing layout of irregular structures in regular layout context
|
US8653857B2
(en)
|
2006-03-09 |
2014-02-18 |
Tela Innovations, Inc. |
Circuitry and layouts for XOR and XNOR logic
|
US8667443B2
(en)
|
2007-03-05 |
2014-03-04 |
Tela Innovations, Inc. |
Integrated circuit cell library for multiple patterning
|
US7584438B2
(en)
*
|
2007-06-01 |
2009-09-01 |
Synopsys, Inc. |
Method for rapid estimation of layout-dependent threshold voltage variation in a MOSFET array
|
US8453094B2
(en)
|
2008-01-31 |
2013-05-28 |
Tela Innovations, Inc. |
Enforcement of semiconductor structure regularity for localized transistors and interconnect
|
US7939443B2
(en)
|
2008-03-27 |
2011-05-10 |
Tela Innovations, Inc. |
Methods for multi-wire routing and apparatus implementing same
|
SG192532A1
(en)
|
2008-07-16 |
2013-08-30 |
Tela Innovations Inc |
Methods for cell phasing and placement in dynamic array architecture and implementation of the same
|
US9122832B2
(en)
|
2008-08-01 |
2015-09-01 |
Tela Innovations, Inc. |
Methods for controlling microloading variation in semiconductor wafer layout and fabrication
|
US8305829B2
(en)
*
|
2009-02-23 |
2012-11-06 |
Taiwan Semiconductor Manufacturing Company, Ltd. |
Memory power gating circuit for controlling internal voltage of a memory array, system and method for controlling the same
|
US8305790B2
(en)
*
|
2009-03-16 |
2012-11-06 |
Taiwan Semiconductor Manufacturing Company, Ltd. |
Electrical anti-fuse and related applications
|
US8957482B2
(en)
*
|
2009-03-31 |
2015-02-17 |
Taiwan Semiconductor Manufacturing Company, Ltd. |
Electrical fuse and related applications
|
US8912602B2
(en)
*
|
2009-04-14 |
2014-12-16 |
Taiwan Semiconductor Manufacturing Company, Ltd. |
FinFETs and methods for forming the same
|
US8461015B2
(en)
*
|
2009-07-08 |
2013-06-11 |
Taiwan Semiconductor Manufacturing Company, Ltd. |
STI structure and method of forming bottom void in same
|
US8623728B2
(en)
|
2009-07-28 |
2014-01-07 |
Taiwan Semiconductor Manufacturing Company, Ltd. |
Method for forming high germanium concentration SiGe stressor
|
US8482073B2
(en)
*
|
2010-03-25 |
2013-07-09 |
Taiwan Semiconductor Manufacturing Company, Ltd. |
Integrated circuit including FINFETs and methods for forming the same
|
US8980719B2
(en)
|
2010-04-28 |
2015-03-17 |
Taiwan Semiconductor Manufacturing Company, Ltd. |
Methods for doping fin field-effect transistors
|
US8264021B2
(en)
*
|
2009-10-01 |
2012-09-11 |
Taiwan Semiconductor Manufacturing Company, Ltd. |
Finfets and methods for forming the same
|
US8497528B2
(en)
|
2010-05-06 |
2013-07-30 |
Taiwan Semiconductor Manufacturing Company, Ltd. |
Method for fabricating a strained structure
|
US9484462B2
(en)
|
2009-09-24 |
2016-11-01 |
Taiwan Semiconductor Manufacturing Company, Ltd. |
Fin structure of fin field effect transistor
|
US8298925B2
(en)
|
2010-11-08 |
2012-10-30 |
Taiwan Semiconductor Manufacturing Company, Ltd. |
Mechanisms for forming ultra shallow junction
|
US8440517B2
(en)
|
2010-10-13 |
2013-05-14 |
Taiwan Semiconductor Manufacturing Company, Ltd. |
FinFET and method of fabricating the same
|
US8472227B2
(en)
*
|
2010-01-27 |
2013-06-25 |
Taiwan Semiconductor Manufacturing Company, Ltd. |
Integrated circuits and methods for forming the same
|
US8759943B2
(en)
|
2010-10-08 |
2014-06-24 |
Taiwan Semiconductor Manufacturing Company, Ltd. |
Transistor having notched fin structure and method of making the same
|
US8264032B2
(en)
*
|
2009-09-01 |
2012-09-11 |
Taiwan Semiconductor Manufacturing Company, Ltd. |
Accumulation type FinFET, circuits and fabrication method thereof
|
US8187928B2
(en)
|
2010-09-21 |
2012-05-29 |
Taiwan Semiconductor Manufacturing Company, Ltd. |
Methods of forming integrated circuits
|
US8629478B2
(en)
*
|
2009-07-31 |
2014-01-14 |
Taiwan Semiconductor Manufacturing Company, Ltd. |
Fin structure for high mobility multiple-gate transistor
|
US8661392B2
(en)
|
2009-10-13 |
2014-02-25 |
Tela Innovations, Inc. |
Methods for cell boundary encroachment and layouts implementing the Same
|
US20110097867A1
(en)
*
|
2009-10-22 |
2011-04-28 |
Taiwan Semiconductor Manufacturing Company, Ltd. |
Method of controlling gate thicknesses in forming fusi gates
|
US9040393B2
(en)
|
2010-01-14 |
2015-05-26 |
Taiwan Semiconductor Manufacturing Company, Ltd. |
Method of forming semiconductor structure
|
KR20110136309A
(ko)
*
|
2010-06-14 |
2011-12-21 |
삼성전자주식회사 |
Fpga 접속 제어 보드 및 이를 이용한 테스트 장치
|
US8603924B2
(en)
|
2010-10-19 |
2013-12-10 |
Taiwan Semiconductor Manufacturing Company, Ltd. |
Methods of forming gate dielectric material
|
US9048181B2
(en)
|
2010-11-08 |
2015-06-02 |
Taiwan Semiconductor Manufacturing Company, Ltd. |
Mechanisms for forming ultra shallow junction
|
US9159627B2
(en)
|
2010-11-12 |
2015-10-13 |
Tela Innovations, Inc. |
Methods for linewidth modification and apparatus implementing the same
|
US8769446B2
(en)
|
2010-11-12 |
2014-07-01 |
Taiwan Semiconductor Manufacturing Company, Ltd. |
Method and device for increasing fin device density for unaligned fins
|
US8592915B2
(en)
|
2011-01-25 |
2013-11-26 |
Taiwan Semiconductor Manufacturing Company, Ltd. |
Doped oxide for shallow trench isolation (STI)
|
US8877602B2
(en)
|
2011-01-25 |
2014-11-04 |
Taiwan Semiconductor Manufacturing Company, Ltd. |
Mechanisms of doping oxide for forming shallow trench isolation
|
US8431453B2
(en)
|
2011-03-31 |
2013-04-30 |
Taiwan Semiconductor Manufacturing Company, Ltd. |
Plasma doping to reduce dielectric loss during removal of dummy layers in a gate structure
|
US8719957B2
(en)
|
2011-04-29 |
2014-05-06 |
Altera Corporation |
Systems and methods for detecting and mitigating programmable logic device tampering
|
US8736299B1
(en)
|
2011-04-29 |
2014-05-27 |
Altera Corporation |
Setting security features of programmable logic devices
|
US8461863B2
(en)
|
2011-04-29 |
2013-06-11 |
Altera Corporation |
Method and apparatus for securing a programmable device using a kill switch
|
US9646177B2
(en)
*
|
2011-04-29 |
2017-05-09 |
Altera Corporation |
Systems and methods for preventing data remanence in memory systems
|
KR20240037153A
(ko)
*
|
2022-09-14 |
2024-03-21 |
주식회사 메타씨앤아이 |
동작 속도를 향상시키는 플립플롭 회로 장치
|