TW234173B - Method for testing system memory - Google Patents
Method for testing system memoryInfo
- Publication number
- TW234173B TW234173B TW080108171A TW80108171A TW234173B TW 234173 B TW234173 B TW 234173B TW 080108171 A TW080108171 A TW 080108171A TW 80108171 A TW80108171 A TW 80108171A TW 234173 B TW234173 B TW 234173B
- Authority
- TW
- Taiwan
- Prior art keywords
- cache memory
- data
- cpu
- code
- fetched
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Memory System Of A Hierarchy Structure (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
Abstract
A method used for data processing system with cache memory, in which the data processing system includes: 1. CPU; 2. system memory storing the CPU executable codes; 3. status signal generating device, at least being able to generate code/data signal to instruct the CPU to access the code or data; 4. cache memory; 5. cache control signal generating device for generating enable or disable signal for cache memory. The method includes the steps that when executing testing program, the code part of the testing program is fetched into the cache memory, and none of the data part is fetched into the cache memory.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3290407A JPH0776943B2 (en) | 1991-10-11 | 1991-10-11 | Method for testing system memory of data processing system having cache memory and data processing system having cache memory |
Publications (1)
Publication Number | Publication Date |
---|---|
TW234173B true TW234173B (en) | 1994-11-11 |
Family
ID=17755619
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW080108171A TW234173B (en) | 1991-10-11 | 1991-10-16 | Method for testing system memory |
Country Status (3)
Country | Link |
---|---|
JP (1) | JPH0776943B2 (en) |
KR (1) | KR930008620A (en) |
TW (1) | TW234173B (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW200911157A (en) * | 2007-09-13 | 2009-03-16 | Nifco Taiwan Corp | Side-open buckle |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS63201850A (en) * | 1987-02-18 | 1988-08-19 | Matsushita Electric Ind Co Ltd | On chip cash memory |
JPH0217552A (en) * | 1988-07-06 | 1990-01-22 | Nec Corp | Performance data measuring system |
-
1991
- 1991-10-11 JP JP3290407A patent/JPH0776943B2/en not_active Expired - Lifetime
- 1991-10-16 TW TW080108171A patent/TW234173B/en active
-
1992
- 1992-09-09 KR KR1019920016537A patent/KR930008620A/en not_active Application Discontinuation
Also Published As
Publication number | Publication date |
---|---|
JPH0776943B2 (en) | 1995-08-16 |
KR930008620A (en) | 1993-05-21 |
JPH05127994A (en) | 1993-05-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0416768A3 (en) | Thread private memory storage for multi-thread digital data processors | |
TW332266B (en) | Execution of data processing instructions | |
SE9101325D0 (en) | PROCEDURE TO INCREASE DATA PROCESSING RATE IN COMPUTER SYSTEM | |
EP0285346A3 (en) | Cache memory device | |
EP0374370A3 (en) | Method for storing into non-exclusive cache lines in multiprocessor systems | |
EP0833341A3 (en) | Circuit for controlling writing data to memory | |
TW234173B (en) | Method for testing system memory | |
CA2056174A1 (en) | Cache controller | |
DE69029005D1 (en) | Initialization process after power supply failure and associated process system | |
JPS6435647A (en) | Data processing system | |
JPS6431238A (en) | System for controlling store buffer | |
EP0297890A3 (en) | Apparatus and method for data induced condition signaling | |
JPS6429935A (en) | Program execution control system | |
EP0267663A3 (en) | Weighing system | |
JPS5725042A (en) | Microprocessor | |
JPS57191758A (en) | System for storing test program in main storage | |
KR920007657A (en) | Control device of organic device | |
JPS6448164A (en) | Processing end interrupt control system | |
JPS6482240A (en) | Information processing system | |
JPS6429942A (en) | System for verificating machine check processing | |
JPS6446867A (en) | Memory access system | |
JPS649561A (en) | Computer | |
JPS6428728A (en) | Instruction cryptographic processing system | |
JPS6470848A (en) | Picture display control system | |
JPS6423341A (en) | Control system for program translation |