TW202437394A - 半導體裝置及其製造方法 - Google Patents
半導體裝置及其製造方法 Download PDFInfo
- Publication number
- TW202437394A TW202437394A TW113100725A TW113100725A TW202437394A TW 202437394 A TW202437394 A TW 202437394A TW 113100725 A TW113100725 A TW 113100725A TW 113100725 A TW113100725 A TW 113100725A TW 202437394 A TW202437394 A TW 202437394A
- Authority
- TW
- Taiwan
- Prior art keywords
- barrier metal
- metal
- semiconductor substrate
- semiconductor device
- barrier
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/60—Electrodes characterised by their materials
- H10D64/62—Electrodes ohmically coupled to a semiconductor
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Electrodes Of Semiconductors (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
WOPCT/JP2023/009363 | 2023-03-10 | ||
PCT/JP2023/009363 WO2024189685A1 (ja) | 2023-03-10 | 2023-03-10 | 半導体装置及びその製造方法 |
Publications (1)
Publication Number | Publication Date |
---|---|
TW202437394A true TW202437394A (zh) | 2024-09-16 |
Family
ID=92754557
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW113100725A TW202437394A (zh) | 2023-03-10 | 2024-01-08 | 半導體裝置及其製造方法 |
Country Status (3)
Country | Link |
---|---|
JP (1) | JPWO2024189685A1 (enrdf_load_stackoverflow) |
TW (1) | TW202437394A (enrdf_load_stackoverflow) |
WO (1) | WO2024189685A1 (enrdf_load_stackoverflow) |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7193323B2 (en) * | 2003-11-18 | 2007-03-20 | International Business Machines Corporation | Electroplated CoWP composite structures as copper barrier layers |
JP5532743B2 (ja) * | 2009-08-20 | 2014-06-25 | 三菱電機株式会社 | 半導体装置及びその製造方法 |
JP2013166998A (ja) * | 2012-02-16 | 2013-08-29 | Jx Nippon Mining & Metals Corp | 無電解Niめっき被膜を有する構造物、半導体ウェハ及びその製造方法 |
JP5725073B2 (ja) * | 2012-10-30 | 2015-05-27 | 三菱電機株式会社 | 半導体素子の製造方法、半導体素子 |
US10825724B2 (en) * | 2014-04-25 | 2020-11-03 | Taiwan Semiconductor Manufacturing Company | Metal contact structure and method of forming the same in a semiconductor device |
-
2023
- 2023-03-10 JP JP2025506241A patent/JPWO2024189685A1/ja active Pending
- 2023-03-10 WO PCT/JP2023/009363 patent/WO2024189685A1/ja active Application Filing
-
2024
- 2024-01-08 TW TW113100725A patent/TW202437394A/zh unknown
Also Published As
Publication number | Publication date |
---|---|
WO2024189685A1 (ja) | 2024-09-19 |
JPWO2024189685A1 (enrdf_load_stackoverflow) | 2024-09-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7931760B2 (en) | Whiskerless plated structure and plating method | |
JP5669780B2 (ja) | 半導体装置の製造方法 | |
US9048295B2 (en) | Method of manufacturing semiconductor device | |
KR101110447B1 (ko) | 무전해 도금에 의해 금속 박막을 형성한 도금물 및 그 제조방법 | |
JP6651271B2 (ja) | 半導体素子及びその製造方法 | |
TW202236514A (zh) | 摻雜金屬元素的奈米雙晶銅金屬層、包含其之基板及其製備方法 | |
RU2005138133A (ru) | Составы для обесточенного осаждения тройных материалов для промышленности и полупроводников | |
JP5663886B2 (ja) | 半導体装置の製造方法 | |
CN111364030A (zh) | 一种改善铝基底化学镀NiP镀层平整性的前处理方法 | |
JPWO2015145815A1 (ja) | 半導体装置、半導体装置の製造方法 | |
TW202437394A (zh) | 半導體裝置及其製造方法 | |
JP7662047B2 (ja) | 半導体装置及びその製造方法 | |
CN105696034A (zh) | 电解质、形成铜层的方法以及形成芯片的方法 | |
TWI790062B (zh) | 具備Ni電鍍皮膜之鍍敷結構體及含有該鍍敷結構體之引線框 | |
US20230326758A1 (en) | Semiconductor device and method for manufacturing the same | |
JP7170849B2 (ja) | 半導体装置及びその製造方法 | |
US10937657B2 (en) | Semiconductor device including a reactant metal layer disposed between an aluminum alloy film and a catalyst metal film and method for manufacturing thereof | |
CN114929910A (zh) | 镍-金合金及形成其的方法 | |
CN111742395A (zh) | 半导体元件及其制造方法 | |
Nishizawa et al. | Stress Analysis of the Interface Reaction Layer Between Ni–P Films and GaAs Substrate After Annealing | |
JP2022183021A (ja) | 無電解Co-Wめっき皮膜、および無電解Co-Wめっき液 | |
JP6230732B2 (ja) | 導電性条材およびその製造方法 | |
JP3461293B2 (ja) | 成膜方法 | |
EA036179B1 (ru) | Способ осаждения из растворов многослойных металлических структур на монокристаллический кремний |