TW201640628A - 具有較佳散熱效能的半導體晶片封裝構件 - Google Patents
具有較佳散熱效能的半導體晶片封裝構件 Download PDFInfo
- Publication number
- TW201640628A TW201640628A TW105111955A TW105111955A TW201640628A TW 201640628 A TW201640628 A TW 201640628A TW 105111955 A TW105111955 A TW 105111955A TW 105111955 A TW105111955 A TW 105111955A TW 201640628 A TW201640628 A TW 201640628A
- Authority
- TW
- Taiwan
- Prior art keywords
- chip package
- pad
- package
- solder
- wafer
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/367—Cooling facilitated by shape of device
- H01L23/3675—Cooling facilitated by shape of device characterised by the shape of the housing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3114—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the device being a chip scale package, e.g. CSP
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/367—Cooling facilitated by shape of device
- H01L23/3677—Wire-like or pin-like cooling fins or heat sinks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
- H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49838—Geometry or layout
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49866—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers characterised by the materials
- H01L23/49894—Materials of the insulating layers or coatings
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/50—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor for integrated circuit devices, e.g. power bus, number of leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5389—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates the chips being integrally enclosed by the interconnect and support structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/17—Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L24/19—Manufacturing methods of high density interconnect preforms
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0655—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next to each other
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0657—Stacked arrangements of devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/10—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers
- H01L25/105—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers the devices being of a type provided for in group H01L27/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/16—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/023—Redistribution layers [RDL] for bonding areas
- H01L2224/0237—Disposition of the redistribution layers
- H01L2224/02373—Layout of the redistribution layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04105—Bonding areas formed on an encapsulation of the semiconductor or solid-state body, e.g. bonding areas on chip-scale packages
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/05571—Disposition the external layer being disposed in a recess of the surface
- H01L2224/05572—Disposition the external layer being disposed in a recess of the surface the external layer extending out of an opening
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/1012—Auxiliary members for bump connectors, e.g. spacers
- H01L2224/10152—Auxiliary members for bump connectors, e.g. spacers being formed on an item to be connected not being a semiconductor or solid-state body
- H01L2224/10175—Flow barriers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/12105—Bump connectors formed on an encapsulation of the semiconductor or solid-state body, e.g. bumps on chip-scale packages
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
- H01L2224/13111—Tin [Sn] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13147—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/1605—Shape
- H01L2224/16052—Shape in top view
- H01L2224/16055—Shape in top view being circular or elliptic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/1605—Shape
- H01L2224/16057—Shape in side view
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16104—Disposition relative to the bonding area, e.g. bond pad
- H01L2224/16105—Disposition relative to the bonding area, e.g. bond pad the bump connector connecting bonding areas being not aligned with respect to each other
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16104—Disposition relative to the bonding area, e.g. bond pad
- H01L2224/16106—Disposition relative to the bonding area, e.g. bond pad the bump connector connecting one bonding area to at least two respective bonding areas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16237—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bonding area disposed in a recess of the surface of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16265—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being a discrete passive component
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/17—Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
- H01L2224/1705—Shape
- H01L2224/17051—Bump connectors having different shapes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/17—Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
- H01L2224/171—Disposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73267—Layer and HDI connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/921—Connecting a surface with connectors of different types
- H01L2224/9212—Sequential connecting processes
- H01L2224/92122—Sequential connecting processes the first connecting process involving a bump connector
- H01L2224/92125—Sequential connecting processes the first connecting process involving a bump connector the second connecting process involving a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06517—Bump or bump-like direct electrical connections from device to substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/0652—Bump or bump-like direct electrical connections from substrate to substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06524—Electrical connections formed on device or on substrate, e.g. a deposited or grown layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06589—Thermal management, e.g. cooling
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1017—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support
- H01L2225/1035—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support the device being entirely enclosed by the support, e.g. high-density interconnect [HDI]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1041—Special adaptations for top connections of the lowermost container, e.g. redistribution layer, integral interposer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1047—Details of electrical connections between containers
- H01L2225/1058—Bump or bump-like electrical connections, e.g. balls, pillars, posts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1094—Thermal management, e.g. cooling
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49822—Multilayer substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/10251—Elemental semiconductors, i.e. Group IV
- H01L2924/10253—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19041—Component type being a capacitor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19042—Component type being an inductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19043—Component type being a resistor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/191—Disposition
- H01L2924/19101—Disposition of discrete passive components
- H01L2924/19102—Disposition of discrete passive components in a stacked assembly with the semiconductor or solid state device
- H01L2924/19103—Disposition of discrete passive components in a stacked assembly with the semiconductor or solid state device interposed between the semiconductor or solid-state device and the die mounting substrate, i.e. chip-on-passive
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/191—Disposition
- H01L2924/19101—Disposition of discrete passive components
- H01L2924/19102—Disposition of discrete passive components in a stacked assembly with the semiconductor or solid state device
- H01L2924/19104—Disposition of discrete passive components in a stacked assembly with the semiconductor or solid state device on the semiconductor or solid-state device, i.e. passive-on-chip
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Chemical & Material Sciences (AREA)
- Materials Engineering (AREA)
- Geometry (AREA)
- Manufacturing & Machinery (AREA)
- Semiconductor Integrated Circuits (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
- Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
- Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
Abstract
一種半導體晶片封裝構件,包含一基板,具有一晶片安裝面;複數焊接墊,設於晶片安裝面上;第一虛設接墊及與第一虛設接墊間隔開的第二虛設接墊,設於晶片安裝面上;一防焊遮罩,設於晶片安裝面上,且部分覆蓋該焊接墊、第一虛設接墊及第二虛設接墊;一晶片封裝,安裝在晶片安裝面上,透過設於複數焊接墊上的複數個錫球電連接基板;一分立元件,設於晶片封裝與基板之間,該分立元件具有第一連接端與第二連接端;一第一焊錫,將第一連接端、第一虛設接墊與晶片封裝連接起來;及一第二焊錫,將第二連接端、第二虛設接墊與晶片封裝連接起來。
Description
本發明係有關於一種晶片封裝構件。更具體而言,本發明係有關於一種半導體晶片封裝構件,具有較佳的散熱效能。
過去形成半導體晶片封裝構件的方法中,晶片(或晶片封裝)係透過焊料接合電連接到封裝基板。晶片放置在封裝基板上並對準放置位點,使得焊球對準基板上的接墊或預焊料。基板通常由有機材料或層壓材料組成。後續再利用加熱回焊,形成晶片與封裝基板之間的電連接。
對於晶片封裝,有電氣性能和散熱控制兩大挑戰。在電氣性能方面,晶片封裝必須維持信號完整性和半導體元件的操作頻率。在散熱控制的方面,則要求晶片封裝有效消散由半導體晶片產生的熱。
通常,會利用導熱膠將散熱器或散熱蓋黏貼在基板和晶片上。上述散熱器或散熱蓋通常由高導熱性材料製成,並且具有基本上與封裝基板相同的尺寸。散熱器的目的是分散操作期間所產生的熱,以降低封裝構件內的應力。
隨著半導體技術的飛速發展,晶片上的輸入/輸出(I/O)墊的數量急劇增加,且晶片消耗的功率也增加了。僅靠安裝在覆晶晶片的非主動面上的散熱器已無法有效地消散來自晶片(或晶片封裝的基板側)主動面的熱。因此,有必要在該技術領域中提供一種具有較佳散熱效能的晶片封裝構件。
本發明的主要目的在提供一種改良的半導體晶片封裝構件,具有較佳散熱效能,而能解決先前技藝的不足與缺點。
根據本發明一實施例,提供一種半導體晶片封裝構件,包含有一基板,具有一晶片安裝面;複數個焊接墊,設於該晶片安裝面上;一第一虛設接墊以及一與該第一需設接墊間隔開的第二虛設接墊,設於該晶片安裝面上;一防焊遮罩,設於該晶片安裝面上,並部分覆蓋該焊接墊、該第一虛設接墊與該第二虛設接墊;一晶片封裝,安裝在該晶片安裝面上,並透過設於該複數個焊接墊上的複數個錫球電連接該基板;一分立元件,設於該晶片封裝與該基板之間,該分立元件具有一第一連接端與一第二連接端;一第一焊錫,將該第一連接端、該第一虛設接墊與該晶片封裝連接起來;以及一第二焊錫,將該第二連接端、該第二虛設接墊與該晶片封裝連接起來。其中該分立元件包含一基板側電容、一去耦電容、一電阻或一電感。
以上的半導體晶片封裝構件,晶片封裝產生的熱,可以經由焊錫及分立元件有效的傳導至封裝基板,以達到散熱目的。
在下文中,將參照附圖說明細節,該些附圖中之內容亦構成說明書細節描述的一部份,並且以可實行該實施例之特例描述方式來繪示。
下文實施例已描述足夠的細節俾使該領域之一般技藝人士得以具以實施。當然,亦可採行其他的實施例,或是在不悖離文中所述實施例的前提下作出任何結構性、邏輯性、及電性上的改變。因此,下文之細節描述不應被視為是限制,反之,其中所包含的實施例將由隨附的申請專利範圍來加以界定。
請參閱第1圖,其為依據本發明例示的實施例所繪示的半導體晶片封裝構件的剖面示意圖。如第1圖所示,半導體晶片封裝構件1可以包含一晶片封裝100,透過一呈陣列狀排列的錫球250,直接安裝在一封裝基板200的晶片安裝面200a上。
根據本發明例示的實施例,晶片封裝100可以包含一被成型模料12所包覆環繞的半導體晶片10。半導體晶片10的主動面10a上分佈有複數個輸入/輸出(I/O)墊102,該等輸入/輸出(I/O)墊102未被成型模料12所覆蓋。根據本發明例示的實施例,所述主動面10a係朝下面向封裝基板200。半導體晶片10的非主動面10b可以被成型模料12所覆蓋,但不限於此。
根據本發明例示的實施例,圍繞在半導體晶片10周圍的成型模料12的一表面係大致上與主動面10a齊平。在周圍的成型模料12與主動面10a上,形成有一重佈線層(RDL)結構20,藉此扇出I/O墊102。重佈線層結構20包含有至少一介電層120、至少一金屬層110以及位於晶片封裝100的基板側(land side)的重佈接墊112。
設置於封裝基板200的焊接墊212上的錫球250建立起晶片封裝100與封裝基板200之間的電連接。上述組態也就是習知的扇出晶圓級封裝(fan-out wafer level package,FOWLP)組態。
需理解的是,第1圖中顯示的晶片封裝100的結構僅為例示說明。在某些其它實施例中,晶片封裝100可以被未封裝的矽晶片或晶粒(die)所取代。在某些其它實施例中,晶片封裝100可以由多晶粒的晶片封裝取代,例如,由扇出晶圓級封裝或其它類型的晶片封裝所取代。
在某些實施例中,錫球250之間還可以施以一環氧樹脂或樹脂類底膠(圖未示)。在某些實施例中,錫球250可以由銅柱(copper pillar)等連接結構所取代。在某些實施例中,封裝基板200可以由印刷電路板(PCB)所取代。
根據本發明例示的實施例,半導體晶片封裝構件1另包含有至少一分立元件(discrete device)150,安裝在晶片封裝100的基板側。例如, 分立元件150包含但不限於:一基板側電容(land side capacitor)、一去耦合電容(de-coupling capacitor)、一電阻(resistor)或一電感(inductor)。
根據本發明例示的實施例,分立元件150,例如基板側電容,具有一第一連接端151與一第二連接端152,經由重佈線層結構20分別電耦合至VSS
與VDD
電壓。根據本發明例示的實施例,第一連接端151與第二連接端152可藉由焊錫(solder)154分別連結至重佈線層結構20中的對應接墊111。
根據本發明例示的實施例,透過焊錫154,分立元件150的第一連接端151與第二連接端152還被電連結至封裝基板200的對應接墊211。所述接墊211係用於散熱,且可以是虛設接墊(dummy pad)或稱為無功能接墊,此處的虛設接墊可以係指該接墊不與封裝基板上的線路電連接。例如,虛設接墊211可以是完全與封裝基板200上的金屬繞線電性隔離,但不限於此。
根據本發明例示的實施例,虛設接墊211及焊接墊212可以部分被一防焊遮罩202所覆蓋。例如,防焊遮罩202可以覆蓋各個虛設接墊211及各個焊接墊212的一週邊區域,而顯露出各個虛設接墊211及各個焊接墊212的一中央區域。
藉由提供這樣的組態,晶片封裝100產生的熱,可以經由焊錫154及分立元件150有效的傳導至封裝基板200,以達到散熱目的。
第2圖至第4圖例示封裝基板200上的散熱(虛設)接墊211與基板側電容的其它不同態樣。為簡化說明,圖中僅顯示出半導體晶片封裝構件的一些部件,例如,重佈線層結構20、封裝基板200的上半部,以及分立元件150。
如第2圖所示,晶片封裝100上的重佈線層結構20的接墊111係對準封裝基板200上的虛設接墊211。為了避免焊錫154的溢流,在兩個焊接墊211之間的防焊遮罩202上,可以另提供有一凹陷處或溝槽202a。若有施加一底膠,溝槽202a即被底膠所填滿。
如第3圖所示,晶片封裝100上的重佈線層結構20的接墊111同樣對準封裝基板200上的虛設接墊211。為了避免焊錫154的溢流,在兩個接墊111之間的介電層120上,可以另提供有一凹陷處或溝槽120a。若有施加一底膠,溝槽120a即被底膠所填滿。
如第4圖所示,晶片封裝100上的重佈線層結構20的接墊111未對準封裝基板200上的虛設接墊211,而有一些錯位。藉由增加虛設接墊211之間的距離,可以避免焊錫154的溢流。
第5圖繪示的是本發明另一例示性實施例,其中相同的區域、層或元件仍沿用相同的符號來表示。如第5圖所示,根據本發明另一例示的實施例,提供的是一半導體晶片封裝構件1a,其包含一多晶片封裝100a,具有至少兩個半導體晶片30、40並列設置在重佈線層結構20上。半導體晶片30、40分別在其主動面上設置有複數個I/O墊302及I/O墊402。
同樣的,在成型模料12的表面與半導體晶片30、40的主動面上,形成有一重佈線層結構20,藉此扇出I/O墊302及402。重佈線層結構20包含有至少一介電層120、至少一金屬層110以及位於多晶片封裝100a的基板側的重佈接墊112。
半導體晶片封裝構件1a另包含有至少一分立元件150,安裝在多晶片封裝100a的基板側。例如,分立元件150包含但不限於:一基板側電容、一去耦合電容、一電阻或一電感。
根據本發明另一例示的實施例,分立元件150,例如基板側電容,同樣具有一第一連接端151與一第二連接端152,經由重佈線層結構20分別電耦合至VSS
與VDD
電壓。根據本發明另一例示的實施例,第一連接端151與第二連接端152可藉由焊錫154分別連結至重佈線層結構20中的對應接墊111。
根據本發明另一例示的實施例,透過焊錫154,分立元件150的第一連接端151與第二連接端152還電連結至封裝基板200的對應接墊211。所述接墊211係用於散熱,且可以是虛設的接墊。例如,虛設接墊211可以是完全與封裝基板200上的其它金屬繞線電性隔離,但不限於此。
根據本發明另一例示的實施例,虛設接墊211及焊接墊212可以部分被一防焊遮罩202所覆蓋。例如,防焊遮罩202可以覆蓋各個虛設接墊211及各個焊接墊212的一週邊區域,而顯露出各個虛設接墊211及各個焊接墊212的一中央區域。
藉由提供這樣的組態,多晶片封裝100a產生的熱,可以經由焊錫154及分立元件150有效的傳導至封裝基板200達到散熱目的。
第6圖繪示的是本發明又另一例示性實施例,其中相同的區域、層或元件仍沿用相同的符號來表示。如第6圖所示,根據本發明又另一例示的實施例,提供的是一半導體晶片封裝構件1b,其包含一下晶片封裝(lower chip package)100b,具有至少一半導體晶片50,設置在一下重佈線層結構20a上。半導體晶片50在其主動面上設置有複數個I/O墊502。下重佈線層結構20a可以形成在半導體晶片50的主動面上以及周圍的成型模料12上,以扇出I/O墊502。下重佈線層結構20a可以包含至少一介電層120、至少一金屬層110以及位於下晶片封裝100b的基板側的重佈接墊112。
在下晶片封裝100b的上方,堆疊有一上晶片封裝100c,其中下晶片封裝100b與上晶片封裝100c共同構成一封裝上封裝(package-on-package;PoP)500。上晶片封裝100c可以包含至少一半導體晶片60,其被成型模料13所包覆。舉例來說,半導體晶片60可以是一記憶體晶片,例如一動態隨機存取記憶體晶片(DRAM chip),但不限於此。上晶片封裝100c可以透過複數個錫球350以及複數個穿模導孔(through mold vias,TMV)420與下晶片封裝100b電連接。另外,還可選擇在上晶片封裝100c與下晶片封裝100b之間另形成一上重佈線層結構20b。
半導體晶片封裝構件1b同樣包含有至少一分立元件150,安裝在封裝上封裝500的基板側。例如,分立元件150包含但不限於:一基板側電容、一去耦合電容、一電阻或一電感。
根據本發明另一例示的實施例,分立元件150,例如基板側電容,同樣具有一第一連接端151與一第二連接端152,經由下重佈線層結構20a分別電耦合至VSS
與VDD
電壓。根據本發明另一例示的實施例,第一連接端151與第二連接端152可藉由焊錫154分別連結至下重佈線層結構20a中的對應接墊111。
根據本發明另一例示的實施例,透過焊錫154,分立元件150的第一連接端151與第二連接端152還電連結至封裝基板200的對應接墊211。所述接墊211係用於散熱,且可以是虛設的接墊。例如,虛設接墊211可以是完全與封裝基板200上的其它金屬繞線電性隔離,但不限於此。
虛設接墊211及焊接墊212可以部分被一防焊遮罩202所覆蓋。例如,防焊遮罩202可以覆蓋各個虛設接墊211及各個焊接墊212的一週邊區域,而顯露出各個虛設接墊211及各個焊接墊212的一中央區域。
藉由提供這樣的組態,封裝上封裝500產生的熱,可以經由焊錫154及分立元件150有效的傳導至封裝基板200達到散熱目的。 以上所述僅為本發明之較佳實施例,凡依本發明申請專利範圍所做之均等變化與修飾,皆應屬本發明之涵蓋範圍。
1‧‧‧半導體晶片封裝構件
1a‧‧‧半導體晶片封裝構件
1b‧‧‧半導體晶片封裝構件
10‧‧‧半導體晶片
10a‧‧‧主動面
10b‧‧‧非主動面
12‧‧‧成型模料
13‧‧‧成型模料
20‧‧‧重佈線層結構
20a‧‧‧下重佈線層結構
20b‧‧‧上重佈線層結構
30‧‧‧半導體晶片
40‧‧‧半導體晶片
50‧‧‧半導體晶片
60‧‧‧半導體晶片
100‧‧‧晶片封裝
100a‧‧‧多晶片封裝
100b‧‧‧下晶片封裝
100c‧‧‧上晶片封裝
102‧‧‧輸出/輸入(I/O)墊
110‧‧‧金屬層
111‧‧‧接墊(虛設接墊)
112‧‧‧重佈接墊
120‧‧‧介電層
120a‧‧‧溝槽
150‧‧‧分立元件
151‧‧‧第一連接端
152‧‧‧第二連接端
154‧‧‧焊錫
200‧‧‧封裝基板
200a‧‧‧晶片安裝面
202‧‧‧防焊遮罩
202a‧‧‧溝槽
211‧‧‧接墊
212‧‧‧焊接墊
250‧‧‧錫球
302‧‧‧I/O墊
350‧‧‧錫球
402‧‧‧I/O墊
420‧‧‧穿模導孔
500‧‧‧封裝上封裝
502‧‧‧I/O墊
所附圖式係提供用以方便對本發明更進一步的了解,其構成本說明書的一部分。所附圖式與說明書內容一同闡述之本發明實施例,有助於解釋本發明的原理原則。在圖式中: 第1圖為依據本發明例示的實施例所繪示的半導體晶片封裝構件的剖面示意圖; 第2圖至第4圖例示封裝基板上的散熱(虛設)接墊與基板側(land side)電容的其它不同態樣; 第5圖是依據本發明另一例示性實施例所繪示的半導體晶片封裝構件的剖面示意圖;及 第6圖是依據本發明又另一例示性實施例所繪示的半導體晶片封裝構件的剖面示意圖。
1‧‧‧半導體晶片封裝構件
10‧‧‧半導體晶片
10a‧‧‧主動面
10b‧‧‧非主動面
12‧‧‧成型模料
20‧‧‧重佈線層結構
100‧‧‧晶片封裝
102‧‧‧輸出/輸入(I/O)墊
110‧‧‧金屬層
111‧‧‧接墊
112‧‧‧重佈接墊
120‧‧‧介電層
150‧‧‧分立元件
151‧‧‧第一連接端
152‧‧‧第二連接端
154‧‧‧焊錫
200‧‧‧封裝基板
200a‧‧‧晶片安裝面
202‧‧‧防焊遮罩
211‧‧‧接墊(虛設接墊)
212‧‧‧焊接墊
250‧‧‧錫球
Claims (14)
- 一種半導體晶片封裝構件,包含有: 一基板,具有一晶片安裝面; 複數個焊接墊,設於該晶片安裝面上; 一第一虛設接墊,設於該晶片安裝面上; 一第二虛設接墊,與該第一虛設接墊間隔開,並且設於該晶片安裝面上; 一防焊遮罩,設於該晶片安裝面上,並部分覆蓋該等焊接墊、該第一虛設接墊與該第二虛設接墊; 一晶片封裝,安裝在該晶片安裝面上,並透過設於該等焊接墊上的複數個錫球電連接該基板; 一分立元件,設於該晶片封裝與該基板之間,該分立元件具有一第一連接端與一第二連接端; 一第一焊錫,將該第一連接端、該第一虛設接墊與該晶片封裝連接起來;以及 一第二焊錫,將該第二連接端、該第二虛設接墊與該晶片封裝連接起來。
- 如申請專利範圍第1項所述的半導體晶片封裝構件,其中該基板包含一封裝基板或一印刷電路板。
- 如申請專利範圍第1項所述的半導體晶片封裝構件,其中該第一連接端係經由該第一焊錫電連接至該晶片封裝上的一第一接墊。
- 如申請專利範圍第3項所述的半導體晶片封裝構件,其中該第二連接端係經由該第二焊錫電連接至該晶片封裝上的一第二接墊。
- 如申請專利範圍第4項所述的半導體晶片封裝構件,其中該第一接墊係對準該第一虛設接墊,該第二接墊係對準該第二虛設接墊。
- 如申請專利範圍第4項所述的半導體晶片封裝構件,其中該第一接墊未對準該第一虛設接墊,該第二接墊未對準該第二虛設接墊。
- 如申請專利範圍第1項所述的半導體晶片封裝構件,其中該分立元件包含一基板側電容、一去耦合電容、一電阻或一電感。
- 如申請專利範圍第1項所述的半導體晶片封裝構件,其中在該防焊遮罩中另設有一溝槽,介於該第一虛設接墊與該第二虛設接墊之間。
- 如申請專利範圍第4項所述的半導體晶片封裝構件,其中該晶片封裝包含有一半導體晶片,其具有一主動面、一成型模料圍繞該半導體晶片、一重佈線層結構,設於該主動面上以及該成型模料上。
- 如申請專利範圍第9項所述的半導體晶片封裝構件,其中該重佈線層結構包含有至少一介電層、至少一金屬層、重佈接墊、該第一接墊與該第二接墊。
- 如申請專利範圍第10項所述的半導體晶片封裝構件,其中該介電層中另設有一溝槽,介於該第一接墊與該第二接墊之間。
- 如申請專利範圍第1項所述的半導體晶片封裝構件,其中該晶片封裝為一多晶片封裝,該多晶片封裝包含有一重佈線層結構、至少兩個並列設置在該重佈線層結構上的半導體晶片、以及一成型模料,該成型模料覆蓋該至少兩個半導體晶片以及該重佈線層結構。
- 如申請專利範圍第1項所述的半導體晶片封裝構件,其中該晶片封裝為一封裝上封裝,該封裝上封裝包含有一下晶片封裝以及一上晶片封裝,該上晶片封裝堆疊在該下晶片封裝上。
- 如申請專利範圍第13項所述的半導體晶片封裝構件,其中該封裝上封裝包含有一下重佈線層結構以及一成型模料,該第一焊錫與該第二焊錫係電連接至該下重佈線層結構,該成型模料覆蓋該下晶片封裝內的一晶片以及該下重佈線層結構的一表面。
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201562157054P | 2015-05-05 | 2015-05-05 | |
US62/157,054 | 2015-05-05 | ||
US15/064,545 | 2016-03-08 | ||
US15/064,545 US10079192B2 (en) | 2015-05-05 | 2016-03-08 | Semiconductor chip package assembly with improved heat dissipation performance |
Publications (2)
Publication Number | Publication Date |
---|---|
TW201640628A true TW201640628A (zh) | 2016-11-16 |
TWI624916B TWI624916B (zh) | 2018-05-21 |
Family
ID=55588160
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW105111955A TWI624916B (zh) | 2015-05-05 | 2016-04-18 | 具有較佳散熱效能的半導體晶片封裝構件 |
Country Status (4)
Country | Link |
---|---|
US (1) | US10079192B2 (zh) |
EP (1) | EP3091573A3 (zh) |
CN (1) | CN106129030B (zh) |
TW (1) | TWI624916B (zh) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10096552B2 (en) | 2017-01-03 | 2018-10-09 | Samsung Electro-Mechanics Co., Ltd. | Fan-out semiconductor package |
TWI658553B (zh) * | 2017-01-03 | 2019-05-01 | Samsung Electronics Co., Ltd. | 扇出型半導體封裝 |
TWI709211B (zh) * | 2018-03-13 | 2020-11-01 | 南韓商三星電子股份有限公司 | 扇出型組件封裝 |
TWI795059B (zh) * | 2020-12-22 | 2023-03-01 | 聯發科技股份有限公司 | 半導體裝置 |
Families Citing this family (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9653442B2 (en) * | 2014-01-17 | 2017-05-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | Integrated circuit package and methods of forming same |
KR20170085833A (ko) * | 2016-01-15 | 2017-07-25 | 삼성전기주식회사 | 전자 부품 패키지 및 그 제조방법 |
JP6716967B2 (ja) * | 2016-03-04 | 2020-07-01 | 富士ゼロックス株式会社 | 半導体パッケージ及び半導体パッケージの製造方法 |
US20170365567A1 (en) * | 2016-06-20 | 2017-12-21 | Samsung Electro-Mechanics Co., Ltd. | Fan-out semiconductor package |
US10541226B2 (en) * | 2016-07-29 | 2020-01-21 | Taiwan Semiconductor Manufacturing Co., Ltd. | Package structure and method of forming the same |
US10229859B2 (en) * | 2016-08-17 | 2019-03-12 | Advanced Semiconductor Engineering, Inc. | Semiconductor device package and a method of manufacturing the same |
US10756042B2 (en) * | 2016-12-26 | 2020-08-25 | Intel IP Corporation | Multi-layer redistribution layer for wafer-level packaging |
US10283474B2 (en) * | 2017-06-30 | 2019-05-07 | Taiwan Semiconductor Manufacturing Co., Ltd. | Chip package structure and method for forming the same |
US10157862B1 (en) * | 2017-07-27 | 2018-12-18 | Taiwan Semiconductor Manufacturing Co., Ltd. | Integrated fan-out package and method of fabricating the same |
US10566261B2 (en) | 2017-11-15 | 2020-02-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Integrated fan-out packages with embedded heat dissipation structure |
WO2019133008A1 (en) * | 2017-12-30 | 2019-07-04 | Intel Corporation | Ultra-thin, hyper-density semiconductor packages |
JP7271094B2 (ja) * | 2018-06-19 | 2023-05-11 | キオクシア株式会社 | 半導体記憶装置 |
KR20200007509A (ko) | 2018-07-13 | 2020-01-22 | 삼성전자주식회사 | 반도체 패키지 |
US11114400B2 (en) * | 2018-09-06 | 2021-09-07 | Amkor Technology Singapore Holding Pte.Ltd. | Semiconductor device with improved thermal dissipation and manufacturing methods |
US11728238B2 (en) * | 2019-07-29 | 2023-08-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor package with heat dissipation films and manufacturing method thereof |
JP2021044477A (ja) * | 2019-09-13 | 2021-03-18 | キオクシア株式会社 | 半導体記憶装置 |
CN113555351B (zh) * | 2020-04-23 | 2024-02-06 | 瑞昱半导体股份有限公司 | 半导体封装 |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW523857B (en) * | 2001-12-06 | 2003-03-11 | Siliconware Precision Industries Co Ltd | Chip carrier configurable with passive components |
DE10317018A1 (de) | 2003-04-11 | 2004-11-18 | Infineon Technologies Ag | Multichipmodul mit mehreren Halbleiterchips sowie Leiterplatte mit mehreren Komponenten |
US6884939B2 (en) * | 2003-06-18 | 2005-04-26 | Intel Corporation | Constructing of an electronic assembly having a decoupling capacitor |
US8174116B2 (en) * | 2007-08-24 | 2012-05-08 | Nec Corporation | Spacer, and its manufacturing method |
US9607935B2 (en) * | 2009-04-21 | 2017-03-28 | Ati Technologies Ulc | Semiconductor chip package with undermount passive devices |
US8941222B2 (en) | 2010-11-11 | 2015-01-27 | Advanced Semiconductor Engineering Inc. | Wafer level semiconductor package and manufacturing methods thereof |
US8736065B2 (en) | 2010-12-22 | 2014-05-27 | Intel Corporation | Multi-chip package having a substrate with a plurality of vertically embedded die and a process of forming the same |
WO2013052320A1 (en) | 2011-10-03 | 2013-04-11 | Invensas Corporation | Stub minimization using duplicate sets of signal terminals in assemblies without wirebonds to package substrate |
US9263186B2 (en) | 2013-03-05 | 2016-02-16 | Qualcomm Incorporated | DC/ AC dual function Power Delivery Network (PDN) decoupling capacitor |
-
2016
- 2016-03-08 US US15/064,545 patent/US10079192B2/en active Active
- 2016-03-23 EP EP16161852.5A patent/EP3091573A3/en not_active Ceased
- 2016-04-18 TW TW105111955A patent/TWI624916B/zh active
- 2016-04-29 CN CN201610284636.2A patent/CN106129030B/zh active Active
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10096552B2 (en) | 2017-01-03 | 2018-10-09 | Samsung Electro-Mechanics Co., Ltd. | Fan-out semiconductor package |
TWI658553B (zh) * | 2017-01-03 | 2019-05-01 | Samsung Electronics Co., Ltd. | 扇出型半導體封裝 |
TWI709211B (zh) * | 2018-03-13 | 2020-11-01 | 南韓商三星電子股份有限公司 | 扇出型組件封裝 |
TWI795059B (zh) * | 2020-12-22 | 2023-03-01 | 聯發科技股份有限公司 | 半導體裝置 |
Also Published As
Publication number | Publication date |
---|---|
EP3091573A2 (en) | 2016-11-09 |
US20160329262A1 (en) | 2016-11-10 |
TWI624916B (zh) | 2018-05-21 |
EP3091573A3 (en) | 2017-02-22 |
US10079192B2 (en) | 2018-09-18 |
CN106129030B (zh) | 2019-04-05 |
CN106129030A (zh) | 2016-11-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TWI624916B (zh) | 具有較佳散熱效能的半導體晶片封裝構件 | |
US10566320B2 (en) | Method for fabricating electronic package | |
TWI591737B (zh) | 半導體封裝結構 | |
US20150325556A1 (en) | Package structure and method for fabricating the same | |
TWI811383B (zh) | 半導體封裝 | |
KR20180052351A (ko) | 적층 반도체 패키지 | |
TW201640599A (zh) | 半導體封裝及其製作方法 | |
TW201530734A (zh) | 半導體封裝 | |
US11996365B2 (en) | Semiconductor package and a method of fabricating the same | |
TW201707164A (zh) | 半導體封裝組件 | |
TW201436161A (zh) | 半導體封裝件及其製法 | |
US10211123B2 (en) | Semiconductor memory device and a chip stack package having the same | |
TW201415587A (zh) | 半導體裝置的熱能管理結構及其製造方法 | |
TWI791881B (zh) | 電子封裝件及其組合式基板與製法 | |
US20240162169A1 (en) | Electronic package and fabrication method thereof | |
TWI752238B (zh) | 疊層封裝結構 | |
US20120168936A1 (en) | Multi-chip stack package structure and fabrication method thereof | |
TW201911501A (zh) | 電子封裝件及其製法 | |
TWI611546B (zh) | 封裝基板 | |
TWI733142B (zh) | 電子封裝件 | |
TW202135244A (zh) | 電子封裝件 | |
TWI567843B (zh) | 封裝基板及其製法 | |
TWI634629B (zh) | 電子封裝件及其製法 | |
TWI837021B (zh) | 電子封裝件 | |
US11749583B2 (en) | Electronic package and method for manufacturing the same |