TW200836320A - Semiconductor device package with die receiving through-hole and connecting through hole and method of the same - Google Patents

Semiconductor device package with die receiving through-hole and connecting through hole and method of the same Download PDF

Info

Publication number
TW200836320A
TW200836320A TW096141018A TW96141018A TW200836320A TW 200836320 A TW200836320 A TW 200836320A TW 096141018 A TW096141018 A TW 096141018A TW 96141018 A TW96141018 A TW 96141018A TW 200836320 A TW200836320 A TW 200836320A
Authority
TW
Taiwan
Prior art keywords
die
substrate
pad
package
adhesive material
Prior art date
Application number
TW096141018A
Other languages
English (en)
Inventor
Wen-Kun Yang
Diann-Fang Lin
Tung-Chuan Wang
Hsien-Wen Hsu
Original Assignee
Advanced Chip Eng Tech Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Chip Eng Tech Inc filed Critical Advanced Chip Eng Tech Inc
Publication of TW200836320A publication Critical patent/TW200836320A/zh

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/568—Temporary substrate used as encapsulation process aid
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/02—Containers; Seals
    • H01L23/04—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
    • H01L23/053—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having an insulating or insulated base as a mounting for the semiconductor body
    • H01L23/055—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having an insulating or insulated base as a mounting for the semiconductor body the leads having a passage through the base
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/561—Batch processing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68345—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used as a support during the manufacture of self supporting substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05552—Shape in top view
    • H01L2224/05554—Shape in top view being square
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4912—Layout
    • H01L2224/49171—Fan-out arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/494—Connecting portions
    • H01L2224/4943—Connecting portions the connecting portions being staggered
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/494—Connecting portions
    • H01L2224/4943—Connecting portions the connecting portions being staggered
    • H01L2224/49433—Connecting portions the connecting portions being staggered outside the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8319—Arrangement of the layer connectors prior to mounting
    • H01L2224/83191—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93—Batch processes
    • H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01015—Phosphorus [P]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01027—Cobalt [Co]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01047—Silver [Ag]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01059—Praseodymium [Pr]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01075—Rhenium [Re]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01077—Iridium [Ir]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/095—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
    • H01L2924/097—Glass-ceramics, e.g. devitrified glass
    • H01L2924/09701—Low temperature co-fired ceramic [LTCC]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/102—Material of the semiconductor or solid state bodies
    • H01L2924/1025—Semiconducting materials
    • H01L2924/10251—Elemental semiconductors, i.e. Group IV
    • H01L2924/10253—Silicon [Si]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1204—Optical Diode
    • H01L2924/12041—LED
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1515—Shape
    • H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/30105—Capacitance
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/30107—Inductance

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Wire Bonding (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
  • Die Bonding (AREA)

Description

200836320 % 九、發明說明： 【發明所屬之技術領域】 本發明與一種半導體元件封裝之結構有關，特別是關 於一種具有晶粒容納通孔與連接通孔之半導體元件封裝結 構與其方法，此結構能縮小封裝之尺寸並改善其良率與可 靠度。 【先前技術】 近年來，高科技電子製造工業推出了許多含有更多功 能組合、更人性化的電子產品。半導體科技的發展使得半 導體封裝在尺寸縮小方面有快速的進程，如多腳位 (multi-pin)和微腳距（fine pitch)的採用、電子零件的微型化 之類。晶圓級封裝（wafer level package, WLP)之目的與好 處包含減少生產成本、減少因為使用較短的導線路徑而產 生之寄生電容與寄生電感效應、獲得較佳的訊雜比（signal to noise ratio，SNR) 〇 因為一般封裝技術得先將晶圓上的晶粒（dice)分成個 別的晶粒（dies)再分別進行封裝，因此就製造方法而言，此 類技術相當耗時。由於晶片封裝技術深受積體電路發展之 影響，因此吾人對電子裝置之大小要求越來越多，對封裝 技術亦然。基於上述理由，今日封裝技術的趨勢是朝球閘 陣列（ball grid array，BGA)、覆晶球閘陣列（flip chip ball grid array，FC_BGA)、晶片尺寸封裝（chip scale package， CSP)及晶圓級封裝（wafer level package，WLP)發展。「晶圓 級封裝」被認為是在晶圓被分（切割）成晶片（dies)之前先進 % 200836320 行整體的封裝與連接以及其他製成步驟。通常，完成所有 組裝步驟或封裝步驟後，獨立的半導體封裝會從一含有多 個半導體晶片的晶圓上分離。晶圓級封裝具有極小的尺寸 兼極佳的電性。 在製造方法中，晶圓級晶片尺寸封裝（WLCSP)為一先 進的封裝技術，其晶粒是在晶圓上製造與測試的，隨後再 以切割（dicing)的方式分離以在一表面黏著線（surface mount line)上進行組裝。因為晶圓級封裝技術採用整片晶 圓作為一物件，而非採用單一的晶片或晶粒，因此，在劃 線（scribing)流程施行之前封裝與測試就已經完成了；再 者，WLP因為是非常先進的技術，以往焊接線接合（wire bonding)、晶片黏結（die mount)、點膠（under-fill)的步驟都 可以省略。藉著使用WLP技術，其成本與製造時間都可 減少，且產生之WLP結構可與晶粒相同；因此，此技術 可以滿足電子裝置微型化的需求。再者，WLCSP能使用晶 、粒的周邊區域作為焊接點來將重佈電路（redistribution circuit)直接印刷在晶粒上’為其優點之一。此方法是將晶 粒表面上一區域陣列作重新分佈，可充分運用到整塊晶粒 區域。焊接點是以形成覆晶凸塊的方式配置在重佈電路 上，故晶粒的底面能藉間距微小的焊接點直接連接到印刷 電路板（PCB)。 雖然WLCSP能大幅的減少訊號路徑的距離，但隨著 晶粒與内部元件之整合度越來越高，要將所有焊接墊配置 在晶粒表面上仍舊是非常困難的。因為晶粒上的腳位數會 6 200836320 隨著整合度的提升而增加，故此要在一區域陣列内將腳位 重佈化是很困難的。就算腳位成功地重佈化，其腳位間之 距離會太小而無法配合印刷電路板（PCB)的間距（pitch)。換 言之，由於封裝的尺寸龐大，此種先前技術之製程與結構 會有良率與可靠度的問題。另外在製造上也有成本較高與 耗時的缺點。 WLP技術是一種先進的封裝技術，其晶粒是在晶圓上 r 製造與測試的，隨後再以切割（dicing)的方法分離在一表面 黏著線（surface mount line)上進行組裝。因為晶圓級封裝技 術採用整片晶圓作為一物件，而非採用單一的晶片或晶 粒，因此，在劃線切割（scribing)流程施行之前封裝與測試 就已經完成了；再者，因為WLP是非常先進的技術，以 往焊線接合（wire bonding)、晶片黏結（die mount)、底部填 充（under-fill)的步驟都可以省略。藉著使用WLP技術，其 成本與製造時間都可減少，且產生之WLP結構可與晶粒 ( 相同；因此，此技術可以滿足電子裝置微型化的需求。 儘管有上述之優點，WLP技術仍舊存在有一些問題影 響著吾人對於WLP技術之接受度，舉例而言，WLP與母 板（PCB)之間結構材料之熱膨脹係數差別（不合）就成為另 一個關係到結構機械性不穩定之重要因素。美國專利號US 6,271，469中所揭示的一封裝架構就遭遇熱膨脹係數不匹 配的問題。這是因為其先前技術使用由塑模化合物 (molding compound)包覆的石夕晶粒。如所知者，石夕材料之 熱膨脹係數為2.3，但塑模化合物之熱膨脹係數約在2〇到 7 200836320 80之間。因為塑模化合物與介電層材料的熱固溫度（curing temperature)比較高，此配置會在製程期間造成晶片位置的 偏移，而其接墊（pads)將偏移而造成良率與效能問題。在 熱循環的過程中要回到其原始位置是很困難的（其為環氧 樹脂在熱固溫度接近/超過Tg溫度時之性質所致）。此意味 著先前的封裝結構不能以大尺寸方式處理，而這會使得製 造成本更局。 再者，有一些技術牽涉到將晶粒直接在基底的上表面 形成。如所知者，半導體晶粒的接墊會經過重佈製程 (redistribution)進行再分佈，其牽涉到一重佈層 (redistribution layer, RDL)被形成在一陣列區域中多個金 屬接塾上。增層（build-up layer)會增加封裝的尺寸。因此， 整體封裝的厚度會增加。這會與減少晶片尺寸大小之需求 衝突到。 況且，一般形成面板類型封裝時，先前技術將衍生製 , 程過於複雜的問題。它需要封裝用的成形工具以及射出用 的成形材料。由於成形材料加熱後會產生麵曲’要將晶粒 表面與成形材控制在同樣的高度水平是不大可能的，故需 要化學機械研磨製程（CMP)來研磨其不平整的表面，成本 也因而增加。 依前述觀點，本發明提供一種具有晶粒容納通孔與連 接通孔之新的結構與方法來進行面板尺寸封裝（panel scale package, PSP)以克服上述之缺點。 【發明内容】 8 200836320 本發明能tvit:二些較佳實施例。然而，吾人希望 行。本發k卜㈣他㈣财廣泛的實 專利請求項之限制。 些實施例’而應依據下列 本發明的目的之一為提出一種半導體元件封褒 /、/、方法，能提供一種新的超薄封裝結構。 Α方的另—目的為提出—種半導體元件封裝結構與 數ϋ^、Ό構之基底與PCB具有相同的熱膨脹係 數故此達到較佳的測試可靠度。 明的又—目的為提出—種半導體元件封裝結構與 能提供—簡單的製程來形成-半導體元件封裝。 本發明的又一目的為提出一種半導體元件封震結構與 八方法’可降低成本並增加良率。
本發明的另-目的為提出一種半導體元件封裝結構斑 其方法，可提供低腳數元件一良好的解決方案。 本發明提供一種半導體元件封裝之結構，包含：一基 底具有一晶粒容納通孔、連接通孔結構，基底的上表面有 第-接墊’基底的下表面有第二接藝；一含有桿接墊之晶 粒配置在晶粒容納通孔内部；—第—黏著材料形成在晶粒 的底m著材料填人其基底上晶粒與晶粒容納通 孔侧壁之間的間隙；一焊接線被形成來耦合焊接墊與第一 接墊；以及一介電層形成在焊接線、晶粒及基底上。 本發明提供一種方法來形成一半導體元件封裝，其包 含·提供一基底，其具有晶粒容納通孔、電連接通孔結構， 9 200836320 該基底的上表面上有第一接墊，基底的下表面上有第二接 墊，使用一撿放（pick and place)精細對準系統來將具有焊 接墊之晶粒依其理想之間距在一晶粒重佈工具上進行重 佈，將基底置放於晶粒重佈工具並黏結；在晶粒的背面填 上一第一黏著材；將一第二黏著材料填入其晶粒邊緣與該 基底之晶粒容納通孔之間的空間；將面板（片板形式代表其 基底上帶有晶粒且彼此相黏）從晶圓重佈層分開；形成一焊 接線以連接焊接墊與第一接墊；將一介電層以印刷 (print)、封膠（molding)或分注（dispensing)的方法形成在晶 粒的主動面與基底的上表面上；並將封裝結構（面板形式） 固疋在一膠帶上來切割成獨立的晶粒以進行後續的切割 (singulartion)步驟。 本發明提供一種方法來形成一半導體元件封裝，其包 含·提供一基底，其具有一晶粒容納通孔、連接通孔結構， 基底的上表面上有第一接墊，基底的下表面上有第二接 墊，將基底黏結在一晶粒重佈工具上；使用一撿放（pkk and place)精細對準系統在一晶粒重佈工具上進行重佈，其具 有焊接墊之晶粒會依其理想之腳距置入基底的晶粒容納通 孔中；形成一焊接線來連接焊接墊與第一接墊；形成一介 電層在晶粒的有效表面上與基底的上表面上以及晶粒與晶 粒$納通孔侧壁之間的間隙中；將面板（面板形式代表基底 上f有晶粒，而此處的黏著材料為介電層）從晶粒重佈工具 上分開；並將封裝結構（面板形式）固定在一膠帶上切割成 獨立的a0粒以進行後續的切割分離即hrti〇n)步驟。 200836320 【實施方式】 本發明於下列的描述中提出有多個具體的細節以讓閱 者對於本發明之實施方式有一全盤性的了解。現在請參照下 列的描述，其中該描述之目的僅為說明本發明之較佳實施 例，而非侷限之。然而，相關領域之熟習技藝者可認知到本 發明之實行不需有一或多個特定具體的細節，或是需要具備 其他的方法、元件、材料等。 ， 請參照圖一，其為根據本發明一實施例之一半導體元 件封裝結構100的截面圖。封裝結構100包含一基底1〇2、 一晶粒104、一晶粒容納通孔105、一第一黏著材料1〇6、 一第二黏著材料107、焊接墊1〇8、一金屬或導電層11()、 焊接線112、第一接墊113、連接通孔結構114、第二接墊 115、一介電層118以及多個導電凸塊（bumps)12〇。 在圖一中，基底102具有一晶粒容納通孔ι〇5形成於 其中以容納一晶粒104。晶粒容納通孔1〇5自基底1〇2的 上表面穿透基底102達下表面形成。晶粒容納通孔〖Μ為 預先形成於基底102内。第二黏著材料107亦被填入晶粒 邊緣104與晶粒容納通孔1 〇5侧壁之間的空間。第一黏著 材料106被塗佈晶粒1 〇4的下表面，因而將晶粒1 密封。 第一黏著材料106與第二黏著材料1〇7可使用相同的材料。 基底102更包含連接通孔結構U4形成於其中。第一 接墊113與第二接墊115(用於有機材料基底）分別形成在 連接通孔結構114與部分基底102的上表面與下表面上。 導電材料被填入連接通孔結構114以導通電流，此製程可 11 200836320 在基底製作過程中實行。 Η)5^Λ擇將—金屬或導電層UG鍍在晶粒容納通孔 斤圍=就是說，金屬層U〇於第二黏著⑽ ==10:與基底1〇2之間形成。使用-些特殊的 其：、別疋橡膠類的黏著材料，可改善晶粒邊緣與 基底之曰曰粒容納通孔1〇5側壁之間的黏著強度。 日日粒104被配置在基底1〇2上的晶粒容納通孔内 部。如所知者，焊接墊被形成用以輕合焊接墊108與第一 接墊113。一介電層118被形成用以覆蓋焊接線112以及 晶粒⑽編102的上表面。接著，數個導 _nPS)120會形成並耦合至第二㈣ιΐ5，其作法為將鍚 貧⑽der paste)印在表面上，再施行迴焊步驟以利於將 貧焊接起來。如此’在晶粒1〇4内部形成的焊接塾⑽可 經由連接通孔結構114與導電凸塊12〇導通。 介電層118是用來避免封裝受到外力影響造成 損。由於第二黏著材料107具有彈性’金屬層^ 黏著材料1G7可作為緩衝層來吸收溫度循環期間晶粒^ 與基底102之間的熱機械應力。前述之結構建構出—種美 板柵格陣列（land grid array，LGA)封裝形式。 土 在一實施例中，基底1〇2的材料包含環氧樹月旨類 FR5、FR4或BT樹脂（Bismaleimide雙馬來酿 三嗓）。基底102的材料亦可為金屬、合金、破璃、 陶瓷或印刷電路板（PCB)。其合金可更包含42合金 58%Fe)或 Kovar 合金（29%NM7%Co_54%Fe)。再者二一卜 12 200836320 金金屬最好以含有鐵鎳成分之42合金組成，其熱膨脹係數 適合用於微型電路的矽晶片中。而合金金屬也能以含有鎳 鈷鐵成分的Kovar合金組成。 基底102的材料以有機基底為佳，如含有已定義通孔 的環氧樹脂類FR5、BT、PCB或是含有預先蝕刻出的電路 之銅金屬。其熱膨脹係數最好與母板（PCB)—樣。由於基 底102之熱膨脹係數與PCB(或母板）相合，本發明可提供 一測試可靠度較佳之結構。具有高玻璃轉換溫度（Slass transition temperature, Tg)的有機基底以環氧樹脂類的FR5 或BT類的基底為佳。銅金屬（熱膨脹係數約為16)亦可被 使用。玻璃、陶瓷、矽材亦可作為基底材料。其第二黏著 材料是以矽膠彈性材料形成。 在一實施例中，第一黏著材料106與第一黏著材料之 材質包含紫外線固化類（UV curing)與/或熱固類（thermal curing)材料、環氧樹脂或橡膠類材料。第一黏著材料106 亦可包含金屬材料。再者，介電層118的材料包括液態化 合物、樹脂、石夕膠，亦可為BCB(benzocyclobutene ’苯垓 丁烯）、SINR(siloxane polymer，石夕氧烧聚合物）或 PI(polyimide，聚醯亞胺）等材料。 請參照圖2a，其為根據本發明另一實施例之一半導體 元件封裝結構200的截面圖。基底202包含一連接通孔結 構214在基底的四端形成，也就是說，連接通孔結構214 是分別在基底202的兩側邊形成（也可能是四邊）。第一接 墊213與第二接墊215分別形成在連接通孔結構214與基 13 200836320 Π;:::構的上表面與下表面。導電材料會被填入連 ，皮=入I當以導通電流。接著，數個導電凸塊（bumps)22〇 L 20^ 接塾215。如此，在晶粒2G4中形成的焊接 墊可經由連接通孔結構214與導電凸塊22〇導通。 亦可選擇將-金屬或導電層21()鑛在晶粒容納通孔 ^的Γ上’亦即’金屬層210在第二黏著材料207所 圍繞的晶粒204與基底202之間形成。 =外’封裝結構中多種的組成物件都與封裝結構 的類似’如圖—與圖二所示，故此處省略其細節描 述0 圖2b為根據本發明—半導體元件封裝結構之截面 圖。其第-接塾213是在連接通孔結構214的上方形成。 連接通孔t構214為於切割道（seribe line)23()中。換古之， 每個封裝在切割後會具有—半的通孔結構214。這能口改善 SMT製程期間鮮點⑽如_)的品質並能縮小連接塾 footprint)之大小。同樣地，半通孔結構214可形成在晶粒 谷、内=孔205上（圖中未表示），它可用來取代導電層加。 "月參照圖二，其為根據本發明之一半導體元件封裝 〇之，面圖。圖二中可見到另—實施例’其封裝結構⑽ 不南在第一終端接塾115上形成導電凸塊12〇。此結構其 他部分與圖-之結構類似’故此處省略其細節描述。八 基底102與第二接墊115之間的厚度a最好約為118 218 μιη。介電層的厚度b最好約為5〇_⑽叫。如此，本 I月可提供-種厚度小於2〇〇叫的超薄結構其封裝尺 200836320 到1 mm之間，可使用一般 晶片尺寸封裝（CSP，chip scale 寸約為晶粒尺寸每邊加〇. 5 印刷電路板的製程來形成一 package) ° 請參照圖四’其說明了一根據本發明實施例的一半導 體元件封裝結構100之底視圖。此封褒結構1〇〇的背面包 含基底102(防鲜綠漆層並未在圖中顯示）與一第二黏著層 1〇7形成於其中並被多個第二接墊115圍繞。封裝結構ι〇〇 ° ^第黏著材料106 ’其為一層金屬層濺鍍與/或電 鑛在ββ粒1G4上’-第二黏著材料1()7來加強其熱傳導性， 如圖中的虛線區域所示。可用錫膏將其與印刷電路板(pcB) 烊接。它可經由印刷電路板之銅金屬來排除晶粒產生的熱。 請參照圖五a，其說明了一根據本發明實施例的一半 2體元件封裝結構1〇〇之頂視圖。封裝結構1〇〇的頂面包 含基底102、一晶粒具有多個焊接墊1〇8形成在第一黏著 =料106上。多個第一接墊113在基底1〇2四周的的邊緣 、區域形成。此外’封裝100更包含多個焊接線112來輕合 焊接墊108與第一接墊113。須注意焊接線112在介電層 118形成之後是被隱蔽的。 在其他方面，封裝1〇〇也可以應用到較高的腳位數 中。圖五b說明了一根據本發明之半導體元件封裝結構1〇〇 之頂視圖。此結構的其他部位與圖五a相似，故此處省略 其細描述。據此，本發明之周邊安排方式可提供低腳數 裝置一良好的解決方案。 須注意根據本發明之觀點，圖四、圖五a及圖五b中 15 200836320 的封裝結構100也可為封裝結構 200 〇 ^根據本發明之觀點，本發明更提供一方法來形成一種 π有晶粒容納通孔105與連接通孔結構114的半導體元件 封裝100吨參照圖六a與圖六b之截面圖，其說明了一 種用來形成一半導體元件封裝1〇〇之方法。其步驟如下， 而下述的步驟亦可參照圖七a至圖七f。 首先基底102被提出，其具有晶粒容納通孔1〇5、 連接通孔結構114，該基底1G2的上表面有第—接塾113, 基底的下表面有第二接墊115，其中晶粒容納通孔⑼與 連接通孔結構114與第一接墊113以及第二接墊115在基 底1〇2中形成，如圖六a所示。用一檢放精細對準系統來 將具有焊接墊108的晶粒1〇4依理想之間距在一晶粒重佈 T具300上進行重佈，如圖六b所示。基底102被黏結到 晶粒重佈工具300，也就是說，晶粒1()4的有效表面黏在 由圖形膠（未表不）印出的晶粒重佈工具3〇〇上。在第二黏 、著材料107被填入晶粒1〇4與其背面的第一黏著材料 之間的空隙後，第一與第二黏著材料1〇6會被固化 (⑽d)。在此應用中，第—黏著材料⑽與第二黏著材料 107可為相㈤的材料。其後，將封裝结構從晶粒重佈工且 300上分離。 ’、 在清潔焊接t 108與第H113的上表面之後（圖形 膠可能會殘留在焊接墊⑽與第一接塾113的上表面），焊 接線112會被形成來連接焊接墊1〇8與第一接墊113。為 了要保護焊接線112，介電層118被塗佈(或印刷或分注） 16 200836320 並固化在晶粒104的動態表面與基底102的上表面上。其 後，以錫膏（或錫球）印刷的方式將終端接墊形成在第二接 墊115的上方。之後，用紅外線（IR)迴焊的方法形成多個 導電凸塊120並將其耦合至第二接墊115。隨後，封裝奸 構被固定在一膠帶302上來切割成獨立的晶粒以進行後續 的切割分離（singulation)步驟。 一金屬或導電層110可選擇性地形成在基底1〇2的晶 C ：粒容納通孔105侧壁上，此金屬層是在基底製造的期間= 預先在基底上形成。一金屬薄膜（或金屬層）可用濺鍍或電 鍍的方式形成在晶粒104的背面作為第一黏著材料以提供 較佳的熱管理需求（thermal management inquiry)。 根據本發明另一實施例，本發明亦提出另一方法來形 成具有晶粒容納通孔205與連接通孔結構214之半導體元 件封裝200。請參照圖七a至圖七£之截面圖，其根據2 發明說明了一種用來形成一半導體元件封裝2〇〇之方法。 Κ 形成封裝200的步驟包含：提供一基底202,1且有 晶粒容納通孔205、連接通孔結構215，該基底2〇2的^表 面上有第一接墊213’基底的下表面上有第二接墊215。基 底202與-晶粒重佈工具3〇〇黏結，如圖七狂所示。換^ 之’基底202的主動面（鲜點分佈的那一面）黏著在由具有 的膠材質上（未表示），膠材質可印刷在晶粒重佈工具 〇〇上。挑出的晶粒2〇4上具有焊接墊且第—黏著材 料寫(選擇性的）形成在該晶粒2〇4的背面，如圖七匕所 不。用-撿放精細對準系統將晶粒2〇4依理想的間距在晶 17 200836320 粒重佈工具300上進行重佈。隨後，焊接線212會被形成 來連接焊接墊208與第一接墊213，如圖七c所示。 接著，介電層218會形成在晶粒204與基底202的上 表面上，用以將完全覆蓋焊接線212並填入其晶粒邊緣與 晶粒容納通孔205侧壁之間的空隙作為一第二黏著材料 207 ’如圖七d所示。隨後將介電層218固化。在封裝結構 與晶粒重佈工具300分離後，將基底202的背面與第一黏 , 著材料206清潔乾淨，如圖七e所示。 此外，用錫貧（或錫球）印刷的方式在第二接勢215上 形成終端接墊，其為選擇性地形成多個導電凸塊22〇並耦 合至第二接墊215。隨後，封裝結構會被固定在一膠帶3〇2 上切割成獨立的晶粒以進行切割分離（singulati〇n)步驟。 在一實施例中，其於切割分離製程中得使用一傳統的 切割刀片232。切割分離製程期間，切割刀片232會與切 割道230對齊以將晶粒分割成獨立的晶粒，如圖七f所示。 、 一金屬層或導電層210可選擇性地形成在基底2〇2的 晶粒容納通孔205侧壁上，此金屬層於基底2〇2的製造期 間便預先在基底上形成。另一製程中，其使用包含：晶種 金屬濺鍍、圖案成形、電鍍（銅）、去光阻、金屬濕蝕刻等 製程步驟來形成第一黏著材料2〇6作為其後的金屬層。 實把例中，導電凸塊120與220是用紅外線迴焊（JR reflow)的方法形成。 須注意者，實施例中結構材料與排列之說明係用以描 述本發明而非限制本發明。其結構的材料與排列可根據不 18 200836320 同的情況需求而作變更。 根據本發明之一觀點，本發明提出了一種具有晶粒容 、、、通孔與連接通孔結構之半導體元件結構，可提供一厚声 package)結構之大小。由於其材料成本較低與製程簡單， 故方月b降低生產成本。因此，本發明所揭示之超薄晶片尺 寸封裝結構與其方法可提供之於先前技術不可預期之效 超薄封裝結構，其封裝尺寸比晶粒尺寸ς 一點°此外’由於其周邊排列的形式，本發明可提供 低=(low pin count)元件一良好的解決方案。本發明提出 一簡單的方法來形成-種可改善可#度與良率之半導體元 件封裝。再者，本發明更提出一種具有晶粒容納通孔與連 接通孔的新結構’因而㈣縮小晶片尺寸封裝（dip 果，並解決先前技術之問題。本方法可應用在晶圓或面板 工業’並可被修改來用在其他相關的應用方面。 如同相關領域之熟習技藝者所能暸解的，前述本發明 之較佳實施例為本發明之解說，而非侷限了本發明。隨著 發明連同其較佳實施例之描述，其中的修改變更自能為相 關領域之熟習技藝者所知悉。故，本發明並不為此實施例 所限制。反之，本發明欲涵蓋其所附之專利請求項的精神 與範疇中不同的變更修改與類似的排列配置，其範轉應從 寬釋意以涵蓋所有此類變更與類似之結構。 【圖式簡單說明】 本發明前述之觀點與許多伴隨之優點將藉由參照下列 的細節描述連同其隨附之圖式而變得更佳清楚明瞭，其中： 19 200836320 圖一為說明 一根據本發明一
元件封裝結構之頂視圖 ，圖五b為說明一根據本發明 體元件封裝結構之頂視圖；圖六a至六 一實施例一形成半導體元件封裝的方 另一實施例的半導體元 b為說明根據本發明一 二之截面圖；圖七a至七[為說明根據本發明另一實施例 一形成半導體元件封裝的方法之截面圖； 【主要元件符號說明】 10〇封裝結構 102基底 104晶粒 i〇5晶粒容納通孔 106第一黏著材料 107第二黏著材料 1G8焊接墊 110導電層 焊接線 113第一接墊 114連接通孔結構 20 200836320 115 第二接墊 118 介電層 120 凸塊 200 封裝結構 202 基底 204 晶粒 205 晶粒容納通孔 206 第一黏著材料 207 第二黏著材料 208 焊接墊 210 導電層 212 焊接線 213 第一接墊 214 連接通孔結構 215 第二接墊 218 介電層 220 凸塊 230 切割道 232 切割刀 21

Claims (1)

  1. 200836320 十、申請專利範圍： 1 · 一種半導體元件封裝結構，包含··
    上表面/且= 納通孔與連接通孔結構，該基底的 具有焊料的晶粒，配置在該晶粒容納通上接墊， 第一黏著材料，形成在該晶粒的底部； 第二黏著材料’被填入該晶粒與該基 侧壁之間的間隙； 各肩通孔 焊接線’被形成來輕合該焊接墊與該第—接塾；及 電層形成在该焊接線、該晶粒以及該基底上。 2.如申請專利範圍第i項所述之結構，更包含 塊耦合至該第二接墊。 導電凸 3.如申請專利範圍第2項所述之結構，其中該多 塊可經由該通孔結構與該焊接墊電性導通。 個導電凸 4·如申請專利範圍第1 電層形成在該基底的 項所述之結構，更包含金屬層或導 晶粒容納通孔之側壁上。 5·如申請專利範圍第1項所述之結構， 構被形成來穿過該基底。 其中該連接通孔結 6·如申請專利範圍第 員所述之結構，其中該連接通孔結 22 200836320 構形成在該基底的侧邊。 7·如申請專利範圍第1項所述之結構，其中該基底的材料 包含環氧樹脂類的FR5、FR4或BT(Bismaleimide triazine) 〇 8.如申請專利範圍第1項所述之結構，其中該基底的材料 包含金屬、合金、玻璃、矽材、陶瓷或印刷電路板（PCB)。 1如申請專利範圍第8項所述之結構，其中該合金包含 42 合金（42%鎳-58%鐵）或 Kovar(29%鎳-17%鈷-54%鐵）。 10.如申請專利範圍第1項所述之結構，其中該第一黏著材 料與第二黏著材料之材質包含紫外線固化類（UV curing) 與/或熱固類（thermal curing)材料、環氧樹脂或橡膠類材 料0 1L如申請專利範圍第1項所述之結構，其中該連接通孔結 構被填入一導電材料。 12. 如申請專利範圍第1項所述之結構，其中該介電層之材 料包含液態化合物、樹脂以及矽氧橡膠。 13. 如申請專利範圍第1項所述之結構，其中該介電層之材 23 200836320 料包含 BCB(benzocyclobutene，苯環丁稀）、 SINR(siloxane P〇lymer ，矽氧烷聚合物）或 PI(polyimide，聚醯亞胺）。 14·如申請專利範圍第丨項所述之結構，其中該第一黏著材 料包含一金屬以濺鍍與/或電鍍形成在該晶粒的背面。 * I5·一種用來形成半導體元件封裝之方法，包含： 提供具有晶粒容納通孔與連接通孔結構的基底，該基底 的上表面有第一接墊，該基底的下表面有第二接墊，該 連接通孔分別耦合該第一接墊與該第二接墊； 使用撿放精細對準系統將具有焊接墊的晶粒依指定的 間距在晶粒重佈工具上進行重佈； 將該基底黏結到該晶粒重佈工具； 將第一黏著材料塗在該晶粒的背面； 將第一黏著材料填入該晶粒邊緣與該基底的晶粒容納 通孔之間的空間中； 將邊封裝結構與該晶粒重佈工具分離； 形成焊接線來連接該焊接墊與該第一接墊； 將w電層形成在該晶粒的有效表面以及該基底的上表 面；及 將該封裝結構固定在膠帶上切割成獨立的晶粒以進行 切割步驟。 24 200836320 %如申請專利範園第15項 多個详 接凸塊谭在該第二接塾上之步驟方心更心 Π.如申請專利範圍第16項所 成該焊接 凸塊之步驟是以迴焊的方法實行方去’其个 18.==利範圍第16項所述之方法，其中在該第二接 场成該導電凸塊之步驟是用焊接膏進行。 19==第15項所述之方法，更包含將該晶粒 二有圖案之膠材質上之步驟。該刪 丨儿W日日桩重佈工具上0 25
TW096141018A 2007-02-21 2007-10-31 Semiconductor device package with die receiving through-hole and connecting through hole and method of the same TW200836320A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US11/677,489 US20080197478A1 (en) 2007-02-21 2007-02-21 Semiconductor device package with die receiving through-hole and connecting through-hole and method of the same

Publications (1)

Publication Number Publication Date
TW200836320A true TW200836320A (en) 2008-09-01

Family

ID=39646282

Family Applications (1)

Application Number Title Priority Date Filing Date
TW096141018A TW200836320A (en) 2007-02-21 2007-10-31 Semiconductor device package with die receiving through-hole and connecting through hole and method of the same

Country Status (7)

Country Link
US (1) US20080197478A1 (zh)
JP (1) JP2008244451A (zh)
KR (1) KR20080077936A (zh)
CN (1) CN101252108A (zh)
DE (1) DE102008010098A1 (zh)
SG (1) SG145666A1 (zh)
TW (1) TW200836320A (zh)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10109588B2 (en) 2015-05-15 2018-10-23 Samsung Electro-Mechanics Co., Ltd. Electronic component package and package-on-package structure including the same

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7855439B2 (en) * 2008-08-28 2010-12-21 Fairchild Semiconductor Corporation Molded ultra thin semiconductor die packages, systems using the same, and methods of making the same
CN102270622A (zh) * 2010-06-07 2011-12-07 佳邦科技股份有限公司 裸片尺寸半导体元件封装及其制造方法
US8653670B2 (en) 2010-06-29 2014-02-18 General Electric Company Electrical interconnect for an integrated circuit package and method of making same
US9570376B2 (en) 2010-06-29 2017-02-14 General Electric Company Electrical interconnect for an integrated circuit package and method of making same
CN103378016A (zh) * 2012-04-28 2013-10-30 鸿富锦精密工业（深圳）有限公司 芯片组装结构、芯片组装方法及光纤耦合模块
US9508674B2 (en) * 2012-11-14 2016-11-29 Taiwan Semiconductor Manufacturing Company, Ltd. Warpage control of semiconductor die package
US10490527B2 (en) * 2015-12-18 2019-11-26 Intel IP Corporation Vertical wire connections for integrated circuit package
CN106024650A (zh) * 2016-07-19 2016-10-12 常州市武进区半导体照明应用技术研究院 一种免封装器件的紫外固化压膜装置及工艺
CN106601701B (zh) * 2017-01-19 2023-03-28 贵州煜立电子科技有限公司 大功率二端表面引出脚电子元器件立体封装方法及结构
CN109920773A (zh) * 2019-01-31 2019-06-21 厦门云天半导体科技有限公司 一种基于玻璃的芯片再布线封装结构及其制作方法
CN113555326A (zh) * 2021-06-03 2021-10-26 珠海越亚半导体股份有限公司 可润湿侧面的封装结构与其制作方法及垂直封装模块

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6271469B1 (en) 1999-11-12 2001-08-07 Intel Corporation Direct build-up layer on an encapsulated die package

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10109588B2 (en) 2015-05-15 2018-10-23 Samsung Electro-Mechanics Co., Ltd. Electronic component package and package-on-package structure including the same

Also Published As

Publication number Publication date
US20080197478A1 (en) 2008-08-21
JP2008244451A (ja) 2008-10-09
CN101252108A (zh) 2008-08-27
KR20080077936A (ko) 2008-08-26
DE102008010098A1 (de) 2008-08-28
SG145666A1 (en) 2008-09-29

Similar Documents

Publication Publication Date Title
US11670577B2 (en) Chip package with redistribution structure having multiple chips
US11908835B2 (en) Semiconductor structure and manufacturing method thereof
US7763494B2 (en) Semiconductor device package with multi-chips and method of the same
TW200836320A (en) Semiconductor device package with die receiving through-hole and connecting through hole and method of the same
US8802507B2 (en) Fabrication method of semiconductor package device, and fabrication method of semiconductor package structure
US7670876B2 (en) Integrated circuit device with embedded passive component by flip-chip connection and method for manufacturing the same
US6555906B2 (en) Microelectronic package having a bumpless laminated interconnection layer
US7525185B2 (en) Semiconductor device package having multi-chips with side-by-side configuration and method of the same
TWI358814B (en) Semiconductor device package having multi-chips wi
US20130001770A1 (en) Wafer level embedded and stacked die power system-in-package packages
JP2008258621A (ja) 半導体デバイスパッケージの構造、および半導体デバイスパッケージ構造の形成方法
JP2008252087A (ja) 半導体装置パッケージ構造及びその方法
JPH11233687A (ja) サブチップ−スケール・パッケージ構造を有する半導体デバイスおよびその製造方法
JP2001284381A (ja) 半導体装置及びその製造方法
US20220051909A1 (en) Method of manufacturing an electronic device and electronic device manufactured thereby
JP2008218926A (ja) 半導体装置及びその製造方法
JP2006295127A (ja) フリップチップパッケージ構造及びその製作方法
JP2009033153A (ja) 半導体素子パッケージ用の相互接続構造およびその方法
US20080157398A1 (en) Semiconductor device package having pseudo chips
US20080197480A1 (en) Semiconductor device package with multi-chips and method of the same
JP3496569B2 (ja) 半導体装置及びその製造方法並びにその実装構造
TW202217988A (zh) 半導體裝置及製造方法
TWI839093B (zh) 電子結構之製法
JP2002261192A (ja) ウエハレベルｃｓｐ
JP2003297977A (ja) 電子部品の製造方法