TW200634980A - Interconnect structures with encasing caps and methods of making thereof - Google Patents
Interconnect structures with encasing caps and methods of making thereofInfo
- Publication number
- TW200634980A TW200634980A TW095100294A TW95100294A TW200634980A TW 200634980 A TW200634980 A TW 200634980A TW 095100294 A TW095100294 A TW 095100294A TW 95100294 A TW95100294 A TW 95100294A TW 200634980 A TW200634980 A TW 200634980A
- Authority
- TW
- Taiwan
- Prior art keywords
- making
- encasing
- caps
- methods
- interconnect structures
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/7685—Barrier, adhesion or liner layers the layer covering a conductive structure
- H01L21/76852—Barrier, adhesion or liner layers the layer covering a conductive structure the layer also covering the sidewalls of the conductive structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
- H01L21/288—Deposition of conductive or insulating materials for electrodes conducting electric current from a liquid, e.g. electrolytic deposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
- H01L21/288—Deposition of conductive or insulating materials for electrodes conducting electric current from a liquid, e.g. electrolytic deposition
- H01L21/2885—Deposition of conductive or insulating materials for electrodes conducting electric current from a liquid, e.g. electrolytic deposition using an external electrical current, i.e. electro-deposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76885—By forming conductive members before deposition of protective insulating material, e.g. pillars, studs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/5226—Via connections in a multilevel interconnection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/53204—Conductive materials
- H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
- H01L23/53228—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being copper
- H01L23/53238—Additional layers associated with copper layers, e.g. adhesion, barrier, cladding layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US11/034,890 US7105445B2 (en) | 2005-01-14 | 2005-01-14 | Interconnect structures with encasing cap and methods of making thereof |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| TW200634980A true TW200634980A (en) | 2006-10-01 |
Family
ID=36684497
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW095100294A TW200634980A (en) | 2005-01-14 | 2006-01-04 | Interconnect structures with encasing caps and methods of making thereof |
Country Status (6)
| Country | Link |
|---|---|
| US (3) | US7105445B2 (enExample) |
| EP (1) | EP1836726A4 (enExample) |
| JP (1) | JP2008527739A (enExample) |
| CN (1) | CN100517621C (enExample) |
| TW (1) | TW200634980A (enExample) |
| WO (1) | WO2006088534A1 (enExample) |
Families Citing this family (16)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7105445B2 (en) * | 2005-01-14 | 2006-09-12 | International Business Machines Corporation | Interconnect structures with encasing cap and methods of making thereof |
| US7317253B2 (en) * | 2005-04-25 | 2008-01-08 | Sony Corporation | Cobalt tungsten phosphate used to fill voids arising in a copper metallization process |
| US7737560B2 (en) * | 2006-05-18 | 2010-06-15 | Infineon Technologies Austria Ag | Metallization layer for a power semiconductor device |
| US7582558B2 (en) * | 2006-07-14 | 2009-09-01 | Intel Corporation | Reducing corrosion in copper damascene processes |
| US20090111263A1 (en) * | 2007-10-26 | 2009-04-30 | Kuan-Neng Chen | Method of Forming Programmable Via Devices |
| US7998864B2 (en) | 2008-01-29 | 2011-08-16 | International Business Machines Corporation | Noble metal cap for interconnect structures |
| US8105937B2 (en) * | 2008-08-13 | 2012-01-31 | International Business Machines Corporation | Conformal adhesion promoter liner for metal interconnects |
| US7803704B2 (en) * | 2008-08-22 | 2010-09-28 | Chartered Semiconductor Manufacturing, Ltd. | Reliable interconnects |
| CN102203935A (zh) * | 2008-10-27 | 2011-09-28 | Nxp股份有限公司 | 生物兼容电极 |
| US20110045171A1 (en) * | 2009-08-19 | 2011-02-24 | International Business Machines Corporation | Multi-Step Method to Selectively Deposit Ruthenium Layers of Arbitrary Thickness on Copper |
| US8809183B2 (en) | 2010-09-21 | 2014-08-19 | International Business Machines Corporation | Interconnect structure with a planar interface between a selective conductive cap and a dielectric cap layer |
| US8492897B2 (en) | 2011-09-14 | 2013-07-23 | International Business Machines Corporation | Microstructure modification in copper interconnect structures |
| US9711450B1 (en) | 2016-06-07 | 2017-07-18 | International Business Machines Corporation | Interconnect structures with enhanced electromigration resistance |
| US10672653B2 (en) * | 2017-12-18 | 2020-06-02 | International Business Machines Corporation | Metallic interconnect structures with wrap around capping layers |
| US12341100B2 (en) * | 2021-10-11 | 2025-06-24 | International Business Machines Corporation | Copper interconnects with self-aligned hourglass-shaped metal cap |
| CN118338662A (zh) * | 2023-01-03 | 2024-07-12 | 长鑫存储技术有限公司 | 半导体结构及其制作方法 |
Family Cites Families (27)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| GB2257504B (en) * | 1991-06-25 | 1995-10-25 | Nec Semiconductors | Method of measuring relative positioning accuracy of a pattern to be formed on a semiconductor wafer |
| US5300813A (en) * | 1992-02-26 | 1994-04-05 | International Business Machines Corporation | Refractory metal capped low resistivity metal conductor lines and vias |
| WO1996002070A2 (en) * | 1994-07-12 | 1996-01-25 | National Semiconductor Corporation | Integrated circuit comprising a trench isolation structure and an oxygen barrier layer and method for forming the integrated circuit |
| JP2985692B2 (ja) * | 1994-11-16 | 1999-12-06 | 日本電気株式会社 | 半導体装置の配線構造及びその製造方法 |
| US6294799B1 (en) | 1995-11-27 | 2001-09-25 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method of fabricating same |
| US5695810A (en) * | 1996-11-20 | 1997-12-09 | Cornell Research Foundation, Inc. | Use of cobalt tungsten phosphide as a barrier material for copper metallization |
| US6215129B1 (en) | 1997-12-01 | 2001-04-10 | Vsli Technology, Inc. | Via alignment, etch completion, and critical dimension measurement method and structure |
| US6103625A (en) | 1997-12-31 | 2000-08-15 | Intel Corporation | Use of a polish stop layer in the formation of metal structures |
| US6157081A (en) | 1999-03-10 | 2000-12-05 | Advanced Micro Devices, Inc. | High-reliability damascene interconnect formation for semiconductor fabrication |
| JP2000323479A (ja) * | 1999-05-14 | 2000-11-24 | Sony Corp | 半導体装置およびその製造方法 |
| JP3626058B2 (ja) * | 2000-01-25 | 2005-03-02 | Necエレクトロニクス株式会社 | 半導体装置の製造方法 |
| US6391669B1 (en) | 2000-06-21 | 2002-05-21 | International Business Machines Corporation | Embedded structures to provide electrical testing for via to via and interface layer alignment as well as for conductive interface electrical integrity in multilayer devices |
| TW463307B (en) | 2000-06-29 | 2001-11-11 | Mosel Vitelic Inc | Manufacturing method of dual damascene structure |
| US6461963B1 (en) * | 2000-08-30 | 2002-10-08 | Micron Technology, Inc. | Utilization of disappearing silicon hard mask for fabrication of semiconductor structures |
| JP2002111185A (ja) * | 2000-10-03 | 2002-04-12 | Sony Chem Corp | バンプ付き配線回路基板及びその製造方法 |
| JP4169950B2 (ja) | 2001-05-18 | 2008-10-22 | Necエレクトロニクス株式会社 | 半導体装置の製造方法 |
| JP2003179058A (ja) * | 2001-12-12 | 2003-06-27 | Sony Corp | 半導体装置の製造方法 |
| US6605874B2 (en) | 2001-12-19 | 2003-08-12 | Intel Corporation | Method of making semiconductor device using an interconnect |
| US20030116439A1 (en) * | 2001-12-21 | 2003-06-26 | International Business Machines Corporation | Method for forming encapsulated metal interconnect structures in semiconductor integrated circuit devices |
| JP2003243389A (ja) * | 2002-02-15 | 2003-08-29 | Sony Corp | 半導体装置及びその製造方法 |
| JP4103497B2 (ja) * | 2002-04-18 | 2008-06-18 | ソニー株式会社 | 記憶装置とその製造方法および使用方法、半導体装置とその製造方法 |
| JP3935049B2 (ja) * | 2002-11-05 | 2007-06-20 | 株式会社東芝 | 磁気記憶装置及びその製造方法 |
| US6764919B2 (en) * | 2002-12-20 | 2004-07-20 | Motorola, Inc. | Method for providing a dummy feature and structure thereof |
| FR2857719B1 (fr) * | 2003-07-17 | 2006-02-03 | Snecma Moteurs | Dispositif de vanne a longue course de regulation |
| US6838355B1 (en) * | 2003-08-04 | 2005-01-04 | International Business Machines Corporation | Damascene interconnect structures including etchback for low-k dielectric materials |
| JP4207749B2 (ja) * | 2003-10-28 | 2009-01-14 | 沖電気工業株式会社 | 半導体装置の配線構造及びその製造方法 |
| US7105445B2 (en) * | 2005-01-14 | 2006-09-12 | International Business Machines Corporation | Interconnect structures with encasing cap and methods of making thereof |
-
2005
- 2005-01-14 US US11/034,890 patent/US7105445B2/en not_active Expired - Fee Related
- 2005-12-02 CN CN200580046544.0A patent/CN100517621C/zh not_active Expired - Fee Related
- 2005-12-02 WO PCT/US2005/043465 patent/WO2006088534A1/en not_active Ceased
- 2005-12-02 JP JP2007551251A patent/JP2008527739A/ja active Pending
- 2005-12-02 EP EP05852629A patent/EP1836726A4/en not_active Withdrawn
-
2006
- 2006-01-04 TW TW095100294A patent/TW200634980A/zh unknown
- 2006-08-14 US US11/503,259 patent/US7488677B2/en not_active Expired - Fee Related
-
2008
- 2008-08-27 US US12/199,407 patent/US7902061B2/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| EP1836726A4 (en) | 2010-07-28 |
| CN101099235A (zh) | 2008-01-02 |
| US20060160349A1 (en) | 2006-07-20 |
| US20070054489A1 (en) | 2007-03-08 |
| US7488677B2 (en) | 2009-02-10 |
| CN100517621C (zh) | 2009-07-22 |
| EP1836726A1 (en) | 2007-09-26 |
| US20080318415A1 (en) | 2008-12-25 |
| WO2006088534A1 (en) | 2006-08-24 |
| US7902061B2 (en) | 2011-03-08 |
| US7105445B2 (en) | 2006-09-12 |
| JP2008527739A (ja) | 2008-07-24 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TW200634980A (en) | Interconnect structures with encasing caps and methods of making thereof | |
| WO2009142982A3 (en) | Metal gate structure and method of manufacturing same | |
| TW200703640A (en) | Phase change memory with adjustable resistance ratio and fabricating method thereof | |
| TW200721464A (en) | Vacuum jacket for phase change memory element | |
| IL182476A0 (en) | Stable metal/conductive polymer composite colloids and methods for making and using the same | |
| ZA200803109B (en) | Method for forming an electrocatalytic surface on an electrode and the electrode | |
| HUE052954T2 (hu) | Szerves/szervetlen kompozit porózus szétválasztó, és ezt tartalmazó elektrokémiai készülék | |
| TW200723542A (en) | Flat panel display and method of fabricating the same | |
| EP1683187A4 (en) | STRUCTURE STRUCTURES OF SEMICONDUCTOR DEVICE COMPRISING GRANULAR SEMICONDUCTOR MATERIAL | |
| SG116588A1 (en) | Large die package structures and fabrication method therefor. | |
| TW200737502A (en) | Phase-change memory device and methods of fabricating the same | |
| WO2009094663A3 (en) | Photovoltaic devices having metal oxide electron-transport layers | |
| WO2007126690A3 (en) | Phase change memory elements using self- aligned phase change material layers and methods of making and using same | |
| WO2006097934A3 (en) | Pancreas lead | |
| TW200625529A (en) | Contact hole structures and contact structures and fabrication methods thereof | |
| PL377988A1 (pl) | Zbiornik szczelny i izolowany cieplnie montowany zwłaszcza na konstrukcji pływającej oraz konstrukcja pływająca | |
| WO2011005284A3 (en) | Encapsulated phase change cell structures and methods | |
| EP2043120A4 (en) | KEYBOARD COVER AND METHOD OF MANUFACTURING THE SAME | |
| PL1604420T3 (pl) | Planarne ogniwo paliwowe i sposób wytwarzania takiego ogniwa | |
| WO2008045989A3 (en) | Enhanced interconnect structure | |
| TW200729411A (en) | Electrode structure and method of manufacturing the same, phase-change memory device having the electrode structure and method of manufacturing the same | |
| EP1889270A4 (en) | METHODS FOR PRODUCING ELECTRODE FOR ELECTROCHEMICAL CELL AND THEREOF WITH ELECTRODE | |
| GB0318904D0 (en) | Method for manufacturing sintered compact,sintered compact manufactured by the method and cell culture base formed from the sintered compact | |
| IL177405A0 (en) | Micro fuel cells and methods for the production thereof | |
| TW200723422A (en) | Relay board provided in semiconductor device, semiconductor device, and manufacturing method of semiconductor device |