TW200634661A - Dual layer bus architecture for system-on-a-chip - Google Patents

Dual layer bus architecture for system-on-a-chip

Info

Publication number
TW200634661A
TW200634661A TW094144413A TW94144413A TW200634661A TW 200634661 A TW200634661 A TW 200634661A TW 094144413 A TW094144413 A TW 094144413A TW 94144413 A TW94144413 A TW 94144413A TW 200634661 A TW200634661 A TW 200634661A
Authority
TW
Taiwan
Prior art keywords
chip
bus architecture
dual layer
layer bus
dual
Prior art date
Application number
TW094144413A
Other languages
English (en)
Inventor
Hyun-Sang Park
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Publication of TW200634661A publication Critical patent/TW200634661A/zh

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Compression Or Coding Systems Of Tv Signals (AREA)
  • Multi Processors (AREA)
  • Bus Control (AREA)
TW094144413A 2004-12-15 2005-12-15 Dual layer bus architecture for system-on-a-chip TW200634661A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR1020040106041A KR100596982B1 (ko) 2004-12-15 2004-12-15 이중 계층 버스 구조, 이중 계층 버스 구조를 가진 시스템온 칩 시스템 및 시스템 온 칩 시스템의 버스 액세스 방법
US11/200,039 US7508981B2 (en) 2004-12-15 2005-08-10 Dual layer bus architecture for system-on-a-chip

Publications (1)

Publication Number Publication Date
TW200634661A true TW200634661A (en) 2006-10-01

Family

ID=36585383

Family Applications (1)

Application Number Title Priority Date Filing Date
TW094144413A TW200634661A (en) 2004-12-15 2005-12-15 Dual layer bus architecture for system-on-a-chip

Country Status (4)

Country Link
US (1) US7508981B2 (zh)
KR (1) KR100596982B1 (zh)
CN (1) CN1791219B (zh)
TW (1) TW200634661A (zh)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4177525B2 (ja) 1999-07-23 2008-11-05 京セラ株式会社 携帯電話機
KR100596982B1 (ko) * 2004-12-15 2006-07-05 삼성전자주식회사 이중 계층 버스 구조, 이중 계층 버스 구조를 가진 시스템온 칩 시스템 및 시스템 온 칩 시스템의 버스 액세스 방법
KR100798302B1 (ko) * 2005-12-08 2008-01-28 한국전자통신연구원 버스 및 네트워크의 복합 통신 수단을 갖는 시스템 온칩
WO2007113801A2 (en) * 2006-03-30 2007-10-11 Given Imaging Ltd. In-vivo sensing device and method for communicating between imagers and processor thereof
US7778277B2 (en) * 2006-11-03 2010-08-17 Mediatek Inc. Timing recovery method and system thereof
US7863387B2 (en) * 2007-10-25 2011-01-04 Boston Scientific Scimed, Inc. Dehydrofluorination and surface modification of fluoropolymers for drug delivery applications
KR100951856B1 (ko) * 2007-11-27 2010-04-12 한국전자통신연구원 멀티미디어 시스템용 ＳｏＣ 시스템
US8771332B2 (en) * 2008-05-29 2014-07-08 Boston Scientific Scimed, Inc. Multi-layer balloon design for use in combination with catheter assemblies, and methods of making the same
US8787447B2 (en) * 2008-10-30 2014-07-22 Vixs Systems, Inc Video transcoding system with drastic scene change detection and method for use therewith
US8412795B2 (en) * 2009-04-29 2013-04-02 Stmicroelectronics S.R.L. Control device for a system-on-chip and corresponding method
US20110224770A1 (en) * 2010-03-15 2011-09-15 Boston Scientific Scimed, Inc. Drug Eluting Stents and Methods of Making the Same
US9288513B2 (en) 2011-08-29 2016-03-15 Aerovironment, Inc. System and method of high-resolution digital data image transmission
KR101337950B1 (ko) * 2012-02-24 2013-12-06 주식회사 휴비츠 그래픽 데이터 출력 장치 및 방법
KR102012699B1 (ko) 2013-01-25 2019-08-21 삼성전자 주식회사 다중 버스 시스템 및 이를 포함하는 반도체 시스템
CN116320394A (zh) 2014-02-25 2023-06-23 苹果公司 用于视频编码和解码的自适应传递函数
CN105677605B (zh) 2014-11-20 2019-04-30 深圳市中兴微电子技术有限公司 一种高效的可配置片上互联系统及其实现方法、装置
CN105677609A (zh) * 2016-01-04 2016-06-15 上海华力创通半导体有限公司 一种SoC系统的总线结构
EP3510772B1 (en) * 2016-09-09 2020-12-09 Dolby Laboratories Licensing Corporation Coding of high dynamic range video using segment-based reshaping
TWI780780B (zh) * 2021-06-18 2022-10-11 新唐科技股份有限公司 信號產生電路、微控制器及控制方法

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6421754B1 (en) * 1994-12-22 2002-07-16 Texas Instruments Incorporated System management mode circuits, systems and methods
US5835733A (en) * 1994-12-22 1998-11-10 Texas Instruments Incorporated Method and apparatus for implementing a single DMA controller to perform DMA operations for devices on multiple buses in docking stations, notebook and desktop computer system
US5822550A (en) * 1994-12-22 1998-10-13 Texas Instruments Incorporated Split data path fast at-bus on chip circuits systems and methods
US5737748A (en) * 1995-03-15 1998-04-07 Texas Instruments Incorporated Microprocessor unit having a first level write-through cache memory and a smaller second-level write-back cache memory
US5784592A (en) * 1995-09-11 1998-07-21 Advanced Micro Devices, Inc. Computer system which includes a local expansion bus and a dedicated real-time bus for increased multimedia performance
US5805836A (en) * 1996-12-10 1998-09-08 International Business Machines Corporation Method and apparatus for equalizing grants of a data bus to primary and secondary devices
US6006300A (en) * 1997-08-01 1999-12-21 International Business Machines Corporation System for isolating high-band-width signals transmitted between latency and jitter sensitive devices coupled to a secondary bus from operations on a primary bus
KR19990047968A (ko) * 1997-12-06 1999-07-05 정선종 래이드 시스템을 위한 이중 입출력 버스를 갖는어레이 제어기의 구조
US6654919B1 (en) * 2000-04-17 2003-11-25 Lsi Logic Corporation Automated system for inserting and reading of probe points in silicon embedded testbenches
KR100488117B1 (ko) * 2000-12-29 2005-05-09 엘지전자 주식회사 이중 버스 구조를 이용한 데이터 처리장치
US7636931B2 (en) * 2001-08-17 2009-12-22 Igt Interactive television devices and systems
JP2003085127A (ja) 2001-09-11 2003-03-20 Seiko Epson Corp デュアルバスを有する半導体装置、デュアルバスシステム及びメモリ共有デュアルバスシステム並びにそれを用いた電子機器
KR100449102B1 (ko) * 2002-03-19 2004-09-18 삼성전자주식회사 멀티미디어용 시스템온칩 프로세서
KR100451554B1 (ko) * 2002-08-30 2004-10-08 삼성전자주식회사 멀티미디어용 시스템온칩 프로세서
US7340548B2 (en) * 2003-12-17 2008-03-04 Microsoft Corporation On-chip bus
KR100596982B1 (ko) * 2004-12-15 2006-07-05 삼성전자주식회사 이중 계층 버스 구조, 이중 계층 버스 구조를 가진 시스템온 칩 시스템 및 시스템 온 칩 시스템의 버스 액세스 방법

Also Published As

Publication number Publication date
CN1791219A (zh) 2006-06-21
US20060129727A1 (en) 2006-06-15
CN1791219B (zh) 2010-09-01
US7508981B2 (en) 2009-03-24
KR20060068092A (ko) 2006-06-21
KR100596982B1 (ko) 2006-07-05

Similar Documents

Publication Publication Date Title
TW200634661A (en) Dual layer bus architecture for system-on-a-chip
HK1250270A1 (zh) 存儲器電路系統和方法
WO2014085692A3 (en) 3d floorplanning using 2d and 3d blocks
WO2007095080A8 (en) Memory circuit system and method
AU2002309915A1 (en) Shut-down procedure for hydrogen-air fuel cell system
MX2007013091A (es) Asociacion de informacion con un documento electronico.
AU2002351280A1 (en) Composite electrolyte for fuel cells
TW200617783A (en) Low power computer with main and auxiliary processors
SG125205A1 (en) Systems and methods for integration of charger regulation within a battery system
TW200734862A (en) Operating mode for extreme power savings when no network presence is detected
EP1834365A4 (en) PROCESS FOR PRODUCING A SECONDARY BATTERY MODULE
AU2003211122A1 (en) Simplified direct oxidation fuel cell system
WO2007149329A3 (en) Enforced delay of access to digital content
TW200619935A (en) Transferring a video frame from memory into an on-chip buffer for video processing
AU6169501A (en) Methods for decreasing cell proliferation based on (3r, 4r)-delta8-tetrahydrocannabinol-11-oic acids
WO2007134318A3 (en) Relative floorplanning for improved integrated circuit design
WO2010117618A3 (en) Debug signaling in a multiple processor data processing system
WO2008083093A3 (en) Detecting wake-up events for a chip based on an i/o power supply
WO2008076737A3 (en) Memory interface configurable for asynchronous and synchronous operation and for accessing storage from any clock domain
GB0205734D0 (en) Hybrid wind-hydro turbine
AU2001233261A1 (en) Internal fuel staging for improved fuel cell performance
AU2002337635A1 (en) Hybrid monolithic fuel cell
AU2003287283A1 (en) System for reducing leakage in integrated circuits
AU2002367038A1 (en) Information exchange between locally synchronous circuits
WO2009145999A3 (en) Method and system for storage replication