TW200627588A - Variable delay circuit, macro-cell data, logic verifying method, test method, and electronic device - Google Patents

Variable delay circuit, macro-cell data, logic verifying method, test method, and electronic device

Info

Publication number
TW200627588A
TW200627588A TW094129624A TW94129624A TW200627588A TW 200627588 A TW200627588 A TW 200627588A TW 094129624 A TW094129624 A TW 094129624A TW 94129624 A TW94129624 A TW 94129624A TW 200627588 A TW200627588 A TW 200627588A
Authority
TW
Taiwan
Prior art keywords
variable delay
delay time
delay
macro
supply device
Prior art date
Application number
TW094129624A
Other languages
English (en)
Other versions
TWI379381B (en
Inventor
Kazuhiro Yamamoto
Original Assignee
Advantest Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advantest Corp filed Critical Advantest Corp
Publication of TW200627588A publication Critical patent/TW200627588A/zh
Application granted granted Critical
Publication of TWI379381B publication Critical patent/TWI379381B/zh

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/319—Tester hardware, i.e. output processing circuits
    • G01R31/3193—Tester hardware, i.e. output processing circuits with comparison between actual response and known fault free response
    • G01R31/31937—Timing aspects, e.g. measuring propagation delay
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/30—Marginal testing, e.g. by varying supply voltage
    • G01R31/3016—Delay or race condition test, e.g. race hazard test
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/31727—Clock circuits aspects, e.g. test clock circuit details, timing aspects for signal generation, circuits for testing clocks
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Pulse Circuits (AREA)
TW094129624A 2004-08-30 2005-08-30 Variable delay circuit, macro-cell data, logic verifying method, test method, and electronic device TWI379381B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2004250058 2004-08-30

Publications (2)

Publication Number Publication Date
TW200627588A true TW200627588A (en) 2006-08-01
TWI379381B TWI379381B (en) 2012-12-11

Family

ID=35999939

Family Applications (1)

Application Number Title Priority Date Filing Date
TW094129624A TWI379381B (en) 2004-08-30 2005-08-30 Variable delay circuit, macro-cell data, logic verifying method, test method, and electronic device

Country Status (6)

Country Link
US (1) US7694255B2 (zh)
JP (1) JPWO2006025285A1 (zh)
KR (1) KR101220137B1 (zh)
DE (1) DE112005002118T5 (zh)
TW (1) TWI379381B (zh)
WO (1) WO2006025285A1 (zh)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8065102B2 (en) * 2008-08-28 2011-11-22 Advantest Corporation Pulse width measurement circuit
CN105654992B (zh) * 2016-01-15 2018-10-26 上海华虹宏力半导体制造有限公司 Sram的ip地址建立时间的测量电路和方法

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH084104B2 (ja) * 1987-01-16 1996-01-17 株式会社東芝 半導体集積回路装置の試験方法
JPH0479516A (ja) * 1990-07-19 1992-03-12 Mitsubishi Electric Corp 集積回路装置における遅延回路
JPH05191233A (ja) * 1992-01-13 1993-07-30 Toshiba Corp 遅延素子
JPH0613857A (ja) * 1992-06-25 1994-01-21 Fujitsu Ltd ディレイ調整回路
JPH06291604A (ja) * 1993-04-06 1994-10-18 Olympus Optical Co Ltd 可変遅延回路
JP3378667B2 (ja) * 1994-08-10 2003-02-17 株式会社アドバンテスト 周期クロックの可変遅延回路
JPH10135801A (ja) * 1996-10-30 1998-05-22 Rhythm Watch Co Ltd 遅延回路及び信号遅延用集積回路
JP3672061B2 (ja) * 1997-01-30 2005-07-13 三菱電機株式会社 半導体装置
JPH10283388A (ja) 1997-04-08 1998-10-23 Mitsubishi Electric Corp 論理検証装置
JPH11298306A (ja) * 1998-04-16 1999-10-29 Nec Corp 半導体装置および遅延設定方法
JP3733389B2 (ja) * 1999-02-08 2006-01-11 富士通株式会社 半導体集積回路装置及びそのテスト方法
JP2002100966A (ja) * 2000-09-22 2002-04-05 Advantest Corp 調整装置及び試験装置
US7296246B1 (en) * 2003-11-05 2007-11-13 Cadence Design Systems, Inc. Multi-domain clock skew scheduling
EP1696564A1 (en) * 2003-11-20 2006-08-30 Advantest Corporation Variable delay circuit
US7158443B2 (en) * 2005-06-01 2007-01-02 Micron Technology, Inc. Delay-lock loop and method adapting itself to operate over a wide frequency range

Also Published As

Publication number Publication date
TWI379381B (en) 2012-12-11
JPWO2006025285A1 (ja) 2008-05-08
DE112005002118T5 (de) 2007-08-02
KR101220137B1 (ko) 2013-01-11
US20070226670A1 (en) 2007-09-27
US7694255B2 (en) 2010-04-06
WO2006025285A1 (ja) 2006-03-09
KR20070058536A (ko) 2007-06-08

Similar Documents

Publication Publication Date Title
WO2007120845A3 (en) Method and system for simulating state retention of an rtl design
TW200746021A (en) Electro-optical device, method for driving electro-optical device, and electronic apparatus
TW200745525A (en) Method and apparatus for temperature sensing in integrated circuits
GB2446318A (en) Polarity driven dynamic on-die termination
TW200700755A (en) System and scanout circuits with error resilience circuit
TW200625831A (en) Power-scavenging receiver to generate a signal to be used to control operational state
WO2008039886A3 (en) Main memory in a system with a memory controller configured to control access to non-volatile memory, and related technologies
TW200801891A (en) Dynamic timing adjustment in a circuit device
TW200625334A (en) Memory system, memory device, and output data strobe signal generating method
TW200615944A (en) Memory hub tester interface and method for use thereof
WO2004059539A3 (en) A method for accounting for process variation in the design of integrated circuits
TW200739604A (en) Apparatus and method for adjusting an operating parameter of an integrated circuit
DE602008006561D1 (de) Verfahren und vorrichtung zur erkennung von taktgattergelegenheiten bei einer elektronischen schaltung im pipeline-design
TW200731200A (en) Electro-optical device, method of driving the same, and electronic apparatus
GB2464037A (en) Cryptographic random number generator using finite field operations
TW200745582A (en) Testing apparatus and testing module
WO2007012787A3 (fr) Procede et appareil d'aide a la conception de circuits integres
WO2008016437A3 (en) Methods and apparatus for efficiently generating profiles for circuit board work/rework
WO2008078376A1 (ja) 認証装置、認証方法、認証プログラム
WO2006115175A3 (ja) 試験装置、プログラム、及び記録媒体
TW200627588A (en) Variable delay circuit, macro-cell data, logic verifying method, test method, and electronic device
WO2008005112A3 (en) Configurable voltage regulator
ATE361474T1 (de) Testen von elektronischen schaltungen
TW200709357A (en) Electronic board and manufacturing method thereof, electro-optical device, and electronic apparatus
ATE430320T1 (de) Adaptive speicherkalibration unter verwendung von bins

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees