TW200607004A - Transistor and formation method thereof - Google Patents

Transistor and formation method thereof

Info

Publication number
TW200607004A
TW200607004A TW094127304A TW94127304A TW200607004A TW 200607004 A TW200607004 A TW 200607004A TW 094127304 A TW094127304 A TW 094127304A TW 94127304 A TW94127304 A TW 94127304A TW 200607004 A TW200607004 A TW 200607004A
Authority
TW
Taiwan
Prior art keywords
region
transistor
isolation portion
doped
recess
Prior art date
Application number
TW094127304A
Other languages
English (en)
Other versions
TWI281196B (en
Inventor
You-Kuo Wu
Edward Chiang
Shun-Liang Hsu
Original Assignee
Taiwan Semiconductor Mfg Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Taiwan Semiconductor Mfg Co Ltd filed Critical Taiwan Semiconductor Mfg Co Ltd
Publication of TW200607004A publication Critical patent/TW200607004A/zh
Application granted granted Critical
Publication of TWI281196B publication Critical patent/TWI281196B/zh

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/08Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/0843Source or drain regions of field-effect devices
    • H01L29/0847Source or drain regions of field-effect devices of field-effect transistors with insulated gate
    • H01L29/0852Source or drain regions of field-effect devices of field-effect transistors with insulated gate of DMOS transistors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/74Making of localized buried regions, e.g. buried collector layers, internal connections substrate contacts
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0603Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
    • H01L29/0642Isolation within the component, i.e. internal isolation
    • H01L29/0649Dielectric regions, e.g. SiO2 regions, air gaps
    • H01L29/0653Dielectric regions, e.g. SiO2 regions, air gaps adjoining the input or output region of a field-effect device, e.g. the source or drain region
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66477Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66568Lateral single gate silicon transistors
    • H01L29/66659Lateral single gate silicon transistors with asymmetry in the channel direction, e.g. lateral high-voltage MISFETs with drain offset region, extended drain MISFETs
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/7833Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's
    • H01L29/7835Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's with asymmetrical source and drain regions, e.g. lateral high-voltage MISFETs with drain offset region, extended drain MISFETs
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76202Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO
    • H01L21/76205Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO in a region being recessed from the surface, e.g. in a recess, groove, tub or trench region
    • H01L21/7621Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO in a region being recessed from the surface, e.g. in a recess, groove, tub or trench region the recessed region having a shape other than rectangular, e.g. rounded or oblique shape
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/08Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/0843Source or drain regions of field-effect devices
    • H01L29/0847Source or drain regions of field-effect devices of field-effect transistors with insulated gate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312Gate electrodes for field effect devices
    • H01L29/42316Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42364Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the insulating layer, e.g. thickness or uniformity
    • H01L29/42368Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the insulating layer, e.g. thickness or uniformity the thickness being non-uniform

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Ceramic Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
TW094127304A 2004-08-11 2005-08-11 Transistor and formation method thereof TWI281196B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10/916,133 US7122876B2 (en) 2004-08-11 2004-08-11 Isolation-region configuration for integrated-circuit transistor

Publications (2)

Publication Number Publication Date
TW200607004A true TW200607004A (en) 2006-02-16
TWI281196B TWI281196B (en) 2007-05-11

Family

ID=35799202

Family Applications (1)

Application Number Title Priority Date Filing Date
TW094127304A TWI281196B (en) 2004-08-11 2005-08-11 Transistor and formation method thereof

Country Status (4)

Country Link
US (2) US7122876B2 (zh)
KR (1) KR100711557B1 (zh)
CN (1) CN100411191C (zh)
TW (1) TWI281196B (zh)

Families Citing this family (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7321141B2 (en) * 2006-04-18 2008-01-22 United Microelectronics Corp. Image sensor device and manufacturing method thereof
KR100840667B1 (ko) * 2007-06-26 2008-06-24 주식회사 동부하이텍 수평형 디모스 소자 및 그 제조방법
KR100974697B1 (ko) * 2008-07-09 2010-08-06 주식회사 동부하이텍 Ldmos 소자 및 ldmos 소자의 제조 방법
TWI387012B (zh) * 2009-01-15 2013-02-21 Vanguard Int Semiconduct Corp 橫向擴散金氧半電晶體元件及提高橫向擴散金氧半電晶體元件崩潰電壓之方法
US8445955B2 (en) * 2009-02-27 2013-05-21 Taiwan Semiconductor Manufacturing Company, Ltd. Quasi-vertical structure for high voltage MOS device
US7821082B1 (en) * 2009-04-28 2010-10-26 Vanguard International Semiconductor Corporation Method for increasing breaking down voltage of lateral diffused metal oxide semiconductor transistor
US8138049B2 (en) * 2009-05-29 2012-03-20 Silergy Technology Fabrication of lateral double-diffused metal oxide semiconductor (LDMOS) devices
US8088656B2 (en) * 2009-08-14 2012-01-03 International Business Machines Corporation Fabricating ESD devices using MOSFET and LDMOS
US8299528B2 (en) * 2009-12-31 2012-10-30 Semiconductor Components Industries, Llc Transistor and method thereof
DE102010014370B4 (de) * 2010-04-09 2021-12-02 X-Fab Semiconductor Foundries Ag LDMOS-Transistor und LDMOS - Bauteil
CN101872763A (zh) * 2010-05-28 2010-10-27 上海宏力半导体制造有限公司 一种可减小衬底电流的ldmos器件及其制造方法
CN102315263A (zh) * 2010-07-05 2012-01-11 旺宏电子股份有限公司 一种半导体及其制造方法
CN102569392B (zh) * 2010-12-27 2014-07-02 中芯国际集成电路制造(北京)有限公司 Ldmos晶体管、布局方法和制作方法
TWI456761B (zh) * 2011-04-26 2014-10-11 Richtek Technology Corp 高壓元件及其製造方法
US9343538B2 (en) * 2011-05-13 2016-05-17 Richtek Technology Corporation High voltage device with additional isolation region under gate and manufacturing method thereof
US8969913B2 (en) * 2011-12-23 2015-03-03 Taiwan Semiconductor Maufacturing Company, Ltd. Insulated gate bipolar transistor structure having low substrate leakage
CN103474462B (zh) * 2012-06-07 2016-05-18 立锜科技股份有限公司 横向双扩散金属氧化物半导体元件及其制造方法
CN102891088A (zh) * 2012-09-17 2013-01-23 电子科技大学 垂直双扩散金属氧化物半导体场效应晶体管器件制造方法
US9059278B2 (en) 2013-08-06 2015-06-16 International Business Machines Corporation High voltage lateral double-diffused metal oxide semiconductor field effect transistor (LDMOSFET) having a deep fully depleted drain drift region
US9184282B2 (en) * 2013-08-09 2015-11-10 Taiwan Semiconductor Manufacturing Company, Ltd. Ultra-high voltage laterally-diffused MOS devices and methods of forming the same
CN104377242A (zh) * 2013-08-12 2015-02-25 上海华虹宏力半导体制造有限公司 Ldmos器件及其制造方法
TWI641146B (zh) * 2013-11-15 2018-11-11 立錡科技股份有限公司 橫向雙擴散金屬氧化物半導體元件製造方法
JP6341802B2 (ja) * 2014-08-21 2018-06-13 ルネサスエレクトロニクス株式会社 半導体装置及び半導体装置の製造方法
CN104600118A (zh) * 2014-12-26 2015-05-06 电子科技大学 一种减小热载流子效应的横向高压器件
CN104538309A (zh) * 2014-12-31 2015-04-22 上海华虹宏力半导体制造有限公司 低导通电阻ldmos 的结构及制作方法
CN104659103B (zh) * 2015-02-15 2018-06-19 上海华虹宏力半导体制造有限公司 N型ldmos器件及工艺方法
KR102286012B1 (ko) * 2015-02-17 2021-08-05 에스케이하이닉스 시스템아이씨 주식회사 전력용 집적소자와, 이를 포함하는 전자장치 및 전자시스템
US11069804B2 (en) * 2018-08-31 2021-07-20 Alpha And Omega Semiconductor (Cayman) Ltd. Integration of HVLDMOS with shared isolation region

Family Cites Families (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0812918B2 (ja) 1986-03-28 1996-02-07 株式会社東芝 半導体装置の製造方法
JP3778581B2 (ja) * 1993-07-05 2006-05-24 三菱電機株式会社 半導体装置およびその製造方法
US5529948A (en) * 1994-07-18 1996-06-25 United Microelectronics Corporation LOCOS technology with reduced junction leakage
EP0730309B1 (en) * 1995-02-21 1998-10-14 STMicroelectronics S.r.l. A high voltage MOSFET structure with field plate electrode and process for its fabrication
US5679602A (en) * 1996-01-29 1997-10-21 United Microelectronics Corporation Method of forming MOSFET devices with heavily doped local channel stops
WO1997033315A1 (en) * 1996-03-06 1997-09-12 Philips Electronics N.V. Method of manufacturing a pic (power integrated circuit) device, and a pic device manufactured by such a method
US5913122A (en) 1997-01-27 1999-06-15 Taiwan Semiconductor Manufacturing Company, Ltd. Method of making high breakdown voltage twin well device with source/drain regions widely spaced from FOX regions
KR100261165B1 (ko) * 1998-05-14 2000-07-01 김영환 반도체소자 및 그의 제조방법
US6236084B1 (en) * 1998-06-01 2001-05-22 Seiko Instruments Inc. Semiconductor integrated circuit device having double diffusion insulated gate field effect transistor
US6198131B1 (en) * 1998-12-07 2001-03-06 United Microelectronics Corp. High-voltage metal-oxide semiconductor
TW404076B (en) * 1999-04-16 2000-09-01 United Microelectronics Corp Photo diode and the manufacture method thereof
US6492703B1 (en) * 1999-06-11 2002-12-10 United Microelectronics Corp. Photodiode with photosensor area laterally surrounded by field oxide and dummy active area regions
US6262459B1 (en) * 2000-01-18 2001-07-17 United Microelectronics Corp. High-voltage device and method for manufacturing high-voltage device
US6528850B1 (en) * 2000-05-03 2003-03-04 Linear Technology Corporation High voltage MOS transistor with up-retro well
US6900091B2 (en) 2002-08-14 2005-05-31 Advanced Analogic Technologies, Inc. Isolated complementary MOS devices in epi-less substrate
US6876035B2 (en) * 2003-05-06 2005-04-05 International Business Machines Corporation High voltage N-LDMOS transistors having shallow trench isolation region
US7005354B2 (en) * 2003-09-23 2006-02-28 Texas Instruments Incorporated Depletion drain-extended MOS transistors and methods for making the same
WO2006036851A2 (en) * 2004-09-27 2006-04-06 Stonelore Expeditions, Llc Trading card games and methods of play
US7192834B2 (en) * 2005-02-23 2007-03-20 Macronix International Co., Ltd LDMOS device and method of fabrication of LDMOS device
US7368785B2 (en) * 2005-05-25 2008-05-06 United Microelectronics Corp. MOS transistor device structure combining Si-trench and field plate structures for high voltage device
US20070108517A1 (en) * 2005-11-12 2007-05-17 Taiwan Semiconductor Manufacturing Co., Ltd. LDMOS with independently biased source
US20070128810A1 (en) * 2005-12-07 2007-06-07 Ching-Hung Kao Ultra high voltage MOS transistor device and method of making the same

Also Published As

Publication number Publication date
US7384836B2 (en) 2008-06-10
KR20060050404A (ko) 2006-05-19
US7122876B2 (en) 2006-10-17
CN100411191C (zh) 2008-08-13
US20060033155A1 (en) 2006-02-16
TWI281196B (en) 2007-05-11
CN1734786A (zh) 2006-02-15
KR100711557B1 (ko) 2007-04-27
US20060286735A1 (en) 2006-12-21

Similar Documents

Publication Publication Date Title
TW200607004A (en) Transistor and formation method thereof
TW200620668A (en) Vertical trench gate transistor semiconductor device and method for fabricating the same
TW200635037A (en) Semiconductor device with increased channel length and method for fabricating the same
TW200625471A (en) Semiconductor device employing an extension spacer and method of forming the same
TW200618163A (en) Self-aligned double gate device and method for forming same
TW200633208A (en) Power MOS device
KR100327347B1 (en) Metal oxide semiconductor field effect transistor having reduced resistance between source and drain and fabricating method thereof
SG131938A1 (en) Method of forming an isolation structure for a transistor
TW200802811A (en) Semiconductor structure and method for forming the same
TW200509259A (en) Highly integrated semiconductor device with silicide layer that secures contact margin and method of manufacturing the same
GB2442690A (en) Methods for fabricating a stressed MOS device
EP1662558A4 (en) FIELD EFFECT TRANSISTOR AND PROCESS FOR MANUFACTURING
TW200512935A (en) Metal-oxide-semiconductor device including a buried lightly-doped drain region
WO2007146734A3 (en) Self aligned gate jfet structure and method
TW200731509A (en) Semiconductor device and manufacturing method thereof
TW200419802A (en) Structure of multiple-gate transistor and method for manufacturing the same
TW200611409A (en) Lateral semiconductor device using trench structure and method of manufacturing the same
TW200633220A (en) Lateral double-diffused MOS transistor and manufacturing method therefor
TW200515606A (en) Metal-oxide-semiconductor device having improved performance and reliability
TW200611312A (en) Shallow source mosfet
TW200739745A (en) Methods for fabrication of a stressed MOS device
TW200636997A (en) Enhancement-depletion semiconductor structure and method for making it
TW334590B (en) Semiconductor device and its manufacture
TW200518206A (en) Metal-oxide-semiconductor device formed in silicon-on-insulator
TW200717806A (en) Planar ultra-thin semiconductor-on-insulator channel MOSFET with embedded source/drains

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees