TW200509224A - Surface processing method, manufacturing method of silicon epitaxy wafer and silicon epitaxy wafer - Google Patents

Surface processing method, manufacturing method of silicon epitaxy wafer and silicon epitaxy wafer

Info

Publication number
TW200509224A
TW200509224A TW093113228A TW93113228A TW200509224A TW 200509224 A TW200509224 A TW 200509224A TW 093113228 A TW093113228 A TW 093113228A TW 93113228 A TW93113228 A TW 93113228A TW 200509224 A TW200509224 A TW 200509224A
Authority
TW
Taiwan
Prior art keywords
single crystal
crystal substrate
silicon
silicon single
silicon epitaxy
Prior art date
Application number
TW093113228A
Other languages
English (en)
Other versions
TWI334167B (zh
Inventor
Yusho Hoshina
Norimichi Tanaka
Original Assignee
Shinetsu Handotai Kk
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shinetsu Handotai Kk filed Critical Shinetsu Handotai Kk
Publication of TW200509224A publication Critical patent/TW200509224A/zh
Application granted granted Critical
Publication of TWI334167B publication Critical patent/TWI334167B/zh

Links

Classifications

    • EFIXED CONSTRUCTIONS
    • E04BUILDING
    • E04DROOF COVERINGS; SKY-LIGHTS; GUTTERS; ROOF-WORKING TOOLS
    • E04D11/00Roof covering, as far as not restricted to features covered by only one of groups E04D1/00 - E04D9/00; Roof covering in ways not provided for by groups E04D1/00 - E04D9/00, e.g. built-up roofs, elevated load-supporting roof coverings
    • E04D11/02Build-up roofs, i.e. consisting of two or more layers bonded together in situ, at least one of the layers being of watertight composition
    • EFIXED CONSTRUCTIONS
    • E04BUILDING
    • E04DROOF COVERINGS; SKY-LIGHTS; GUTTERS; ROOF-WORKING TOOLS
    • E04D13/00Special arrangements or devices in connection with roof coverings; Protection against birds; Roof drainage ; Sky-lights
    • E04D13/17Ventilation of roof coverings not otherwise provided for

Landscapes

  • Engineering & Computer Science (AREA)
  • Architecture (AREA)
  • Civil Engineering (AREA)
  • Structural Engineering (AREA)
  • Weting (AREA)
  • Crystals, And After-Treatments Of Crystals (AREA)
  • Chemical Vapour Deposition (AREA)
TW093113228A 2003-05-21 2004-05-11 Surface processing method, manufacturing method of silicon epitaxy wafer and silicon epitaxy wafer TW200509224A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2003143633A JP4066881B2 (ja) 2003-05-21 2003-05-21 表面処理方法、シリコンエピタキシャルウェーハの製造方法及びシリコンエピタキシャルウェーハ

Publications (2)

Publication Number Publication Date
TW200509224A true TW200509224A (en) 2005-03-01
TWI334167B TWI334167B (zh) 2010-12-01

Family

ID=33531359

Family Applications (1)

Application Number Title Priority Date Filing Date
TW093113228A TW200509224A (en) 2003-05-21 2004-05-11 Surface processing method, manufacturing method of silicon epitaxy wafer and silicon epitaxy wafer

Country Status (4)

Country Link
JP (1) JP4066881B2 (zh)
KR (1) KR101050679B1 (zh)
CN (2) CN100401483C (zh)
TW (1) TW200509224A (zh)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN100365889C (zh) * 2006-05-18 2008-01-30 中微光电子(潍坊)有限公司 一种防止垂直腔面发射半导体激光器在湿法氧化时开裂的方法
CN101311340B (zh) * 2008-03-19 2010-06-02 南京国盛电子有限公司 硅反外延片的制造方法及其专用设备
WO2010035409A1 (ja) * 2008-09-26 2010-04-01 信越半導体株式会社 シリコンエピタキシャルウェーハの製造方法
JP5141541B2 (ja) * 2008-12-24 2013-02-13 株式会社Sumco エピタキシャルウェーハの製造方法
KR101022567B1 (ko) * 2009-02-02 2011-03-16 주식회사 엘지실트론 에피택셜 웨이퍼 제조 방법

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04245431A (ja) * 1991-01-30 1992-09-02 Kyushu Electron Metal Co Ltd 半導体基板の酸化膜除去方法とその装置
JP2970499B2 (ja) * 1995-10-30 1999-11-02 日本電気株式会社 半導体装置の製造方法
JP3635200B2 (ja) * 1998-06-04 2005-04-06 信越半導体株式会社 Soiウェーハの製造方法
US6444027B1 (en) * 2000-05-08 2002-09-03 Memc Electronic Materials, Inc. Modified susceptor for use in chemical vapor deposition process
JP3727602B2 (ja) * 2002-03-11 2005-12-14 大日本スクリーン製造株式会社 基板周縁処理装置および基板周縁処理方法

Also Published As

Publication number Publication date
JP4066881B2 (ja) 2008-03-26
CN100401483C (zh) 2008-07-09
TWI334167B (zh) 2010-12-01
JP2004349405A (ja) 2004-12-09
CN101271870A (zh) 2008-09-24
CN1574247A (zh) 2005-02-02
KR20040100937A (ko) 2004-12-02
KR101050679B1 (ko) 2011-07-22
CN101271870B (zh) 2010-12-08

Similar Documents

Publication Publication Date Title
US7922813B2 (en) Epitaxially coated silicon wafer and method for producing epitaxially coated silicon wafers
JP2827885B2 (ja) 半導体単結晶基板およびその製造方法
WO2002050345A3 (en) Semiconductor compliant substrate having a graded monocrystalline layer
JP2004502298A5 (zh)
EP1054442A3 (en) Method for growing epitaxial group III nitride compound semiconductors on silicon
MY149217A (en) Nitride semiconductor component layer structure on a group iv substrate surface and fabrication method
EP0866493A3 (en) Semiconductor substrate having compound semiconductor layer, process for its production, and electronic device fabricated on semiconductor substrate
EP1178523A4 (en) GAN SEMICONDUCTOR COMPOSITE CRYSTAL WAX METHOD AND SEMICONDUCTOR SUBSTRATE
EP0826801A3 (en) Silicon substrate manufacture
SG176450A1 (en) Epitaxially coated silicon wafer with <110> orientation and method for producing it
EP1601009A1 (en) Nitride semiconductor device and method for manufacturing same
TW200509224A (en) Surface processing method, manufacturing method of silicon epitaxy wafer and silicon epitaxy wafer
US20060138540A1 (en) Semiconductor wafer having a semiconductor layer and an electrically insulating layer beneath it, and process for producing it
TW200620452A (en) Method of preparing the surface of a Si substrate or layer or source and drain recess of semiconductor elements for depositing an epitaxial layer of sige
JP2003022989A (ja) エピタキシャル半導体ウェーハ及びその製造方法
JP4196542B2 (ja) 気相成長用サセプタ及びこれを用いた気相成長方法
JPH06232057A (ja) エピタキシャル基板の製造方法
US20210183692A1 (en) Methods for removing an oxide film from a soi structure and methods for preparing a soi structure
JP5173441B2 (ja) 化合物半導体成長用基板およびエピタキシャル成長方法
WO2003009377A3 (en) Semiconductor structures with coplaner surfaces
CA2193098A1 (en) Preparation of Semiconductor Substrates
JP2011187887A (ja) エピタキシャルウエハの製造方法
US6599758B2 (en) Post-epitaxial thermal oxidation for reducing microsteps on polished semiconductor wafers
JPS6313324A (ja) 基板の製造方法
JP2024148749A (ja) 積層基板

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees