SU601689A1 - Арифметическое устройство - Google Patents

Арифметическое устройство

Info

Publication number
SU601689A1
SU601689A1 SU752114927A SU2114927A SU601689A1 SU 601689 A1 SU601689 A1 SU 601689A1 SU 752114927 A SU752114927 A SU 752114927A SU 2114927 A SU2114927 A SU 2114927A SU 601689 A1 SU601689 A1 SU 601689A1
Authority
SU
USSR - Soviet Union
Prior art keywords
sign
register
block
input
output
Prior art date
Application number
SU752114927A
Other languages
English (en)
Russian (ru)
Inventor
Израиль Яковлевич Акушский
Владимир Михайлович Бурцев
Ануарбек Орымбекович Жаутыков
Иван Тимофеевич Пак
Original Assignee
Институт математики и механики АН Казахской ССР
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Институт математики и механики АН Казахской ССР filed Critical Институт математики и механики АН Казахской ССР
Priority to SU752114927A priority Critical patent/SU601689A1/ru
Priority to GB1162176A priority patent/GB1507121A/en
Priority to FR7608739A priority patent/FR2305783A1/fr
Priority to DE19762612718 priority patent/DE2612718A1/de
Application granted granted Critical
Publication of SU601689A1 publication Critical patent/SU601689A1/ru

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/60—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers
    • G06F7/72—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers using residue arithmetic
    • G06F7/729—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers using residue arithmetic using representation by a residue number system

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Computational Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • Mathematical Physics (AREA)
  • General Engineering & Computer Science (AREA)
  • Complex Calculations (AREA)
  • Executing Machine-Instructions (AREA)
SU752114927A 1975-03-25 1975-03-25 Арифметическое устройство SU601689A1 (ru)

Priority Applications (4)

Application Number Priority Date Filing Date Title
SU752114927A SU601689A1 (ru) 1975-03-25 1975-03-25 Арифметическое устройство
GB1162176A GB1507121A (en) 1975-03-25 1976-03-23 Processor of computer
FR7608739A FR2305783A1 (fr) 1975-03-25 1976-03-25 Processeur d'ordinateur
DE19762612718 DE2612718A1 (de) 1975-03-25 1976-03-25 Rechner-prozessor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
SU752114927A SU601689A1 (ru) 1975-03-25 1975-03-25 Арифметическое устройство

Publications (1)

Publication Number Publication Date
SU601689A1 true SU601689A1 (ru) 1978-04-05

Family

ID=20613181

Family Applications (1)

Application Number Title Priority Date Filing Date
SU752114927A SU601689A1 (ru) 1975-03-25 1975-03-25 Арифметическое устройство

Country Status (4)

Country Link
DE (1) DE2612718A1 (enExample)
FR (1) FR2305783A1 (enExample)
GB (1) GB1507121A (enExample)
SU (1) SU601689A1 (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110750232A (zh) * 2019-10-17 2020-02-04 电子科技大学 一种基于sram的并行乘加装置

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2619307A1 (de) * 1976-04-30 1977-11-10 Inst Mat I Mekh Akademii Nauk Multipliziereinrichtung

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110750232A (zh) * 2019-10-17 2020-02-04 电子科技大学 一种基于sram的并行乘加装置

Also Published As

Publication number Publication date
DE2612718A1 (de) 1976-10-07
FR2305783A1 (fr) 1976-10-22
FR2305783B1 (enExample) 1979-04-20
GB1507121A (en) 1978-04-12

Similar Documents

Publication Publication Date Title
Ercegovac et al. Digital arithmetic
JP4418578B2 (ja) 第１、第２、第３オペランドに浮動小数点演算を適用するためのデータ処理装置および方法
CN104598432B (zh) 用于求解数学函数的计算机及方法
EP3447634B1 (en) Non-linear function computing device and method
MX2008010873A (es) Procesador de punto de flotacion con requerimientos de potencia reducidos para suprecision seleccionable.
EP0328871A2 (en) Condition code prediction apparatus
KR960002061A (ko) 부동소수점수를 위한 산술연산장치
SU601689A1 (ru) Арифметическое устройство
JPH0542697B2 (enExample)
JPS5939774B2 (ja) 指数関数の演算方式
RU2509345C1 (ru) Способ организации выполнения операции умножения двух чисел в модулярно-позиционном формате представления с плавающей точкой на универсальных многоядерных процессорах
GB1593336A (en) Arithmetic units
US10579333B2 (en) Arithmetic unit and control method for arithmetic unit
US7747669B2 (en) Rounding of binary integers
JPS59154542A (ja) 乗算装置
RU2562411C1 (ru) Устройство для вычисления модуля комплексного числа
US10754648B2 (en) Microprocessor with circuit for series calculation
JP2972326B2 (ja) 平方根計算装置
CN118245016A (zh) 一种多功能数据转换装置及其转换方法
JPS6116325A (ja) 浮動小数点演算方式
SU1160403A1 (ru) Устройство дл извлечени квадратного корн
JPS582940A (ja) 浮動小数点演算回路
Cohen et al. CADAC, an arithmetic unit for clean decimal arithmetic and controlled precision
SU1223249A1 (ru) Арифметическое устройство дл обработки комплексных чисел
SU855659A1 (ru) Сумматор по модулю