GB1507121A - Processor of computer - Google Patents
Processor of computerInfo
- Publication number
- GB1507121A GB1507121A GB1162176A GB1162176A GB1507121A GB 1507121 A GB1507121 A GB 1507121A GB 1162176 A GB1162176 A GB 1162176A GB 1162176 A GB1162176 A GB 1162176A GB 1507121 A GB1507121 A GB 1507121A
- Authority
- GB
- United Kingdom
- Prior art keywords
- operand
- register
- registers
- arithmetic unit
- shifter
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/60—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers
- G06F7/72—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers using residue arithmetic
- G06F7/729—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers using residue arithmetic using representation by a residue number system
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Mathematical Analysis (AREA)
- Mathematical Optimization (AREA)
- Pure & Applied Mathematics (AREA)
- Computational Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Computing Systems (AREA)
- Mathematical Physics (AREA)
- General Engineering & Computer Science (AREA)
- Complex Calculations (AREA)
- Executing Machine-Instructions (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| SU752114927A SU601689A1 (ru) | 1975-03-25 | 1975-03-25 | Арифметическое устройство |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| GB1507121A true GB1507121A (en) | 1978-04-12 |
Family
ID=20613181
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| GB1162176A Expired GB1507121A (en) | 1975-03-25 | 1976-03-23 | Processor of computer |
Country Status (4)
| Country | Link |
|---|---|
| DE (1) | DE2612718A1 (enExample) |
| FR (1) | FR2305783A1 (enExample) |
| GB (1) | GB1507121A (enExample) |
| SU (1) | SU601689A1 (enExample) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE2619307A1 (de) * | 1976-04-30 | 1977-11-10 | Inst Mat I Mekh Akademii Nauk | Multipliziereinrichtung |
| CN110750232B (zh) * | 2019-10-17 | 2023-06-20 | 电子科技大学 | 一种基于sram的并行乘加装置 |
-
1975
- 1975-03-25 SU SU752114927A patent/SU601689A1/ru active
-
1976
- 1976-03-23 GB GB1162176A patent/GB1507121A/en not_active Expired
- 1976-03-25 FR FR7608739A patent/FR2305783A1/fr active Granted
- 1976-03-25 DE DE19762612718 patent/DE2612718A1/de not_active Ceased
Also Published As
| Publication number | Publication date |
|---|---|
| DE2612718A1 (de) | 1976-10-07 |
| FR2305783A1 (fr) | 1976-10-22 |
| FR2305783B1 (enExample) | 1979-04-20 |
| SU601689A1 (ru) | 1978-04-05 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US2936116A (en) | Electronic digital computer | |
| GB1523005A (en) | Data processing apparatus | |
| GB1519095A (en) | Multiplying device | |
| JPS54159831A (en) | Adder and subtractor for numbers different in data length using counter circuit | |
| GB1061545A (en) | Arithmetic section | |
| GB1507121A (en) | Processor of computer | |
| GB1064518A (en) | Electronic four-rule arithmetic unit | |
| GB1196298A (en) | Electric Circuit for Performing the Operation 'Multiplication', Especially in Electronic Calculators | |
| GB967045A (en) | Arithmetic device | |
| GB1220839A (en) | Logic circuits | |
| GB960951A (en) | Fast multiply system | |
| GB1087455A (en) | Computing system | |
| GB1475471A (en) | Floating point apparatus and techniques | |
| JPS5595148A (en) | Binary arithmetic circuit | |
| GB1507776A (en) | Data analyzer | |
| SU711570A1 (ru) | Арифметическое устройство | |
| EP0137525A2 (en) | Arithmetic unit in data processing system with bit-extension circuitry | |
| SU748409A1 (ru) | Устройство дл умножени двоично- дес тичных чисел | |
| SU560229A1 (ru) | Устройство дл вычислени элементарных функций | |
| SU510714A1 (ru) | Устройство умножени двоичнодес тичных чисел | |
| SU875387A1 (ru) | Арифметическое устройство дл базовой операции быстрого преобразовани фурье | |
| Andrews | A bit slice architecture for microprogrammable machines | |
| SU943709A1 (ru) | Арифметико-логическое устройство | |
| SU710040A1 (ru) | Устройство дл делени | |
| GB1015176A (en) | Parity checking system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PS | Patent sealed | ||
| PCNP | Patent ceased through non-payment of renewal fee |