SG101487A1 - A method and apparatus for affecting subsequent instruction processing in a data processor - Google Patents

A method and apparatus for affecting subsequent instruction processing in a data processor

Info

Publication number
SG101487A1
SG101487A1 SG200106112A SG200106112A SG101487A1 SG 101487 A1 SG101487 A1 SG 101487A1 SG 200106112 A SG200106112 A SG 200106112A SG 200106112 A SG200106112 A SG 200106112A SG 101487 A1 SG101487 A1 SG 101487A1
Authority
SG
Singapore
Prior art keywords
data processor
instruction processing
subsequent instruction
affecting subsequent
affecting
Prior art date
Application number
SG200106112A
Other languages
English (en)
Inventor
C Moyer William
W Scott Jeffrey
Original Assignee
Motorola Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Motorola Inc filed Critical Motorola Inc
Publication of SG101487A1 publication Critical patent/SG101487A1/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30094—Condition code generation, e.g. Carry, Zero flag
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30076—Arrangements for executing specific machine instructions to perform miscellaneous control operations, e.g. NOP
    • G06F9/30079—Pipeline control instructions, e.g. multicycle NOP
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30076—Arrangements for executing specific machine instructions to perform miscellaneous control operations, e.g. NOP
    • G06F9/30087—Synchronisation or serialisation instructions
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/48—Program initiating; Program switching, e.g. by interrupt
    • G06F9/4806—Task transfer initiation or dispatching
    • G06F9/4812—Task transfer initiation or dispatching by interrupt, e.g. masked

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Advance Control (AREA)
  • Executing Machine-Instructions (AREA)
  • Debugging And Monitoring (AREA)
SG200106112A 1997-11-03 1998-10-30 A method and apparatus for affecting subsequent instruction processing in a data processor SG101487A1 (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US08/963,321 US6000029A (en) 1997-11-03 1997-11-03 Method and apparatus for affecting subsequent instruction processing in a data processor

Publications (1)

Publication Number Publication Date
SG101487A1 true SG101487A1 (en) 2004-01-30

Family

ID=25507071

Family Applications (2)

Application Number Title Priority Date Filing Date
SG1998004357A SG71861A1 (en) 1997-11-03 1998-10-30 A method and apparatus for affecting subsequent instruction processing in a data processor
SG200106112A SG101487A1 (en) 1997-11-03 1998-10-30 A method and apparatus for affecting subsequent instruction processing in a data processor

Family Applications Before (1)

Application Number Title Priority Date Filing Date
SG1998004357A SG71861A1 (en) 1997-11-03 1998-10-30 A method and apparatus for affecting subsequent instruction processing in a data processor

Country Status (9)

Country Link
US (2) US6000029A (fr)
EP (1) EP0913767B1 (fr)
JP (2) JP4883824B2 (fr)
KR (1) KR100588790B1 (fr)
CN (1) CN1098487C (fr)
DE (1) DE69810064T2 (fr)
HK (1) HK1020218A1 (fr)
SG (2) SG71861A1 (fr)
TW (1) TW494363B (fr)

Families Citing this family (39)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7805724B1 (en) * 1998-05-27 2010-09-28 Arc International I.P., Inc. Apparatus, method and computer program for dynamic slip control in real-time scheduling
JP2000330785A (ja) * 1999-05-18 2000-11-30 Sharp Corp 実時間プロセッサおよび命令実行方法
US6618800B1 (en) * 2000-01-18 2003-09-09 Systemonic Ag Procedure and processor arrangement for parallel data processing
GB2369464B (en) 2000-11-27 2005-01-05 Advanced Risc Mach Ltd A data processing apparatus and method for saving return state
US6857036B2 (en) * 2001-07-17 2005-02-15 Hewlett Packard Development Company, L.P. Hardware method for implementing atomic semaphore operations using code macros
US20030154347A1 (en) * 2002-02-12 2003-08-14 Wei Ma Methods and apparatus for reducing processor power consumption
US7502943B2 (en) 2003-04-18 2009-03-10 Via Technologies, Inc. Microprocessor apparatus and method for providing configurable cryptographic block cipher round results
US7392400B2 (en) 2003-04-18 2008-06-24 Via Technologies, Inc. Microprocessor apparatus and method for optimizing block cipher cryptographic functions
US7900055B2 (en) 2003-04-18 2011-03-01 Via Technologies, Inc. Microprocessor apparatus and method for employing configurable block cipher cryptographic algorithms
US7532722B2 (en) 2003-04-18 2009-05-12 Ip-First, Llc Apparatus and method for performing transparent block cipher cryptographic functions
US7844053B2 (en) 2003-04-18 2010-11-30 Ip-First, Llc Microprocessor apparatus and method for performing block cipher cryptographic functions
US7539876B2 (en) 2003-04-18 2009-05-26 Via Technologies, Inc. Apparatus and method for generating a cryptographic key schedule in a microprocessor
US7321910B2 (en) 2003-04-18 2008-01-22 Ip-First, Llc Microprocessor apparatus and method for performing block cipher cryptographic functions
US7542566B2 (en) 2003-04-18 2009-06-02 Ip-First, Llc Apparatus and method for performing transparent cipher block chaining mode cryptographic functions
US7925891B2 (en) 2003-04-18 2011-04-12 Via Technologies, Inc. Apparatus and method for employing cryptographic functions to generate a message digest
US7529367B2 (en) 2003-04-18 2009-05-05 Via Technologies, Inc. Apparatus and method for performing transparent cipher feedback mode cryptographic functions
US7536560B2 (en) 2003-04-18 2009-05-19 Via Technologies, Inc. Microprocessor apparatus and method for providing configurable cryptographic key size
US7529368B2 (en) 2003-04-18 2009-05-05 Via Technologies, Inc. Apparatus and method for performing transparent output feedback mode cryptographic functions
US7519833B2 (en) 2003-04-18 2009-04-14 Via Technologies, Inc. Microprocessor apparatus and method for enabling configurable data block size in a cryptographic engine
CN100495324C (zh) * 2006-07-27 2009-06-03 中国科学院计算技术研究所 复杂指令集体系结构中的深度优先异常处理方法
US8966324B2 (en) 2012-06-15 2015-02-24 International Business Machines Corporation Transactional execution branch indications
US9348642B2 (en) 2012-06-15 2016-05-24 International Business Machines Corporation Transaction begin/end instructions
US20130339680A1 (en) 2012-06-15 2013-12-19 International Business Machines Corporation Nontransactional store instruction
US9317460B2 (en) 2012-06-15 2016-04-19 International Business Machines Corporation Program event recording within a transactional environment
US9367323B2 (en) 2012-06-15 2016-06-14 International Business Machines Corporation Processor assist facility
US8688661B2 (en) 2012-06-15 2014-04-01 International Business Machines Corporation Transactional processing
US9442737B2 (en) 2012-06-15 2016-09-13 International Business Machines Corporation Restricting processing within a processor to facilitate transaction completion
US9740549B2 (en) 2012-06-15 2017-08-22 International Business Machines Corporation Facilitating transaction completion subsequent to repeated aborts of the transaction
US8682877B2 (en) 2012-06-15 2014-03-25 International Business Machines Corporation Constrained transaction execution
US10437602B2 (en) 2012-06-15 2019-10-08 International Business Machines Corporation Program interruption filtering in transactional execution
US9436477B2 (en) 2012-06-15 2016-09-06 International Business Machines Corporation Transaction abort instruction
US9361115B2 (en) 2012-06-15 2016-06-07 International Business Machines Corporation Saving/restoring selected registers in transactional processing
US9336046B2 (en) 2012-06-15 2016-05-10 International Business Machines Corporation Transaction abort processing
US9448796B2 (en) 2012-06-15 2016-09-20 International Business Machines Corporation Restricted instructions in transactional execution
US8880959B2 (en) 2012-06-15 2014-11-04 International Business Machines Corporation Transaction diagnostic block
US9384004B2 (en) 2012-06-15 2016-07-05 International Business Machines Corporation Randomized testing within transactional execution
US9772854B2 (en) 2012-06-15 2017-09-26 International Business Machines Corporation Selectively controlling instruction execution in transactional processing
CN110535790B (zh) * 2019-08-23 2022-03-18 天津芯海创科技有限公司 基于semaphore的交换芯片异常报文处理方法
US12039363B2 (en) * 2022-06-29 2024-07-16 Red Hat, Inc. Synchronizing concurrent tasks using interrupt deferral instructions

Family Cites Families (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5440049A (en) * 1977-09-06 1979-03-28 Toshiba Corp Information process system
US4236204A (en) 1978-03-13 1980-11-25 Motorola, Inc. Instruction set modifier register
US4435766A (en) * 1981-06-16 1984-03-06 International Business Machines Corporation Nested resource control using locking and unlocking routines with use counter for plural processes
CN1004234B (zh) * 1985-04-01 1989-05-17 坦德姆计算机有限公司 增强的中央处理器(cpu)微转移结构
US4764893A (en) * 1985-04-26 1988-08-16 International Business Machines Corporation Noise-immune interrupt level sharing
CN1009399B (zh) * 1987-06-02 1990-08-29 德国Itt工业股份公司 中央处理器
US5499356A (en) * 1989-12-29 1996-03-12 Cray Research, Inc. Method and apparatus for a multiprocessor resource lockout instruction
JPH03210649A (ja) * 1990-01-12 1991-09-13 Fujitsu Ltd マイクロコンピュータおよびそのバスサイクル制御方法
JP2665813B2 (ja) * 1990-02-23 1997-10-22 三菱電機株式会社 記憶制御装置
JPH05508496A (ja) * 1990-06-11 1993-11-25 クレイ、リサーチ、インコーポレーテッド 命令をロードおよびフラグする方法および装置
JPH0467229A (ja) * 1990-07-06 1992-03-03 Hitachi Ltd マイクロプロセッサおよびメモリシステム
JPH0474229A (ja) * 1990-07-17 1992-03-09 Toshiba Corp 情報処理装置
JPH04306735A (ja) * 1991-04-04 1992-10-29 Toshiba Corp 非同期割込み禁止機構
US5301312A (en) * 1991-08-21 1994-04-05 International Business Machines Corporation Method and system for utilizing benign fault occurrence to measure interrupt-blocking times
US5283870A (en) * 1991-10-04 1994-02-01 Bull Hn Information Systems Inc. Method and apparatus for avoiding processor deadly embrace in a multiprocessor system
JPH05143322A (ja) * 1991-11-15 1993-06-11 Sanyo Electric Co Ltd マイクロコンピユータ
DE69326705T2 (de) * 1992-02-14 2000-04-27 Motorola, Inc. Verfahren und Anordnung zur Feststellung der Befehlsablauffolge in einem Datenverarbeitungssystem
US5590380A (en) * 1992-04-22 1996-12-31 Kabushiki Kaisha Toshiba Multiprocessor system with processor arbitration and priority level setting by the selected processor
JPH06110846A (ja) * 1992-09-25 1994-04-22 Fujitsu Ltd 排他制御方式
US5768619A (en) * 1996-02-16 1998-06-16 Advanced Micro Devices, Inc. Method and system for enabling and disabling functions in a peripheral device for a processor system

Also Published As

Publication number Publication date
JP2009104675A (ja) 2009-05-14
HK1020218A1 (en) 2000-03-31
EP0913767A3 (fr) 2000-01-26
CN1098487C (zh) 2003-01-08
CN1216375A (zh) 1999-05-12
US6000029A (en) 1999-12-07
EP0913767B1 (fr) 2002-12-11
SG71861A1 (en) 2000-04-18
JPH11219302A (ja) 1999-08-10
KR19990044957A (ko) 1999-06-25
DE69810064D1 (de) 2003-01-23
JP4750865B2 (ja) 2011-08-17
EP0913767A2 (fr) 1999-05-06
DE69810064T2 (de) 2003-04-17
JP4883824B2 (ja) 2012-02-22
TW494363B (en) 2002-07-11
US6237089B1 (en) 2001-05-22
KR100588790B1 (ko) 2006-10-04

Similar Documents

Publication Publication Date Title
SG71861A1 (en) A method and apparatus for affecting subsequent instruction processing in a data processor
GB2343270B (en) Method and apparatus for branch instruction processing in a processor
GB2335126B (en) Image data processing apparatus and a method
GB2352548B (en) Method and apparatus for executing standard functions in a computer system
EP1078323A4 (fr) Procede et appareil pour traiter des donnees non structurees
IL135460A0 (en) A system and method for performing computer processing operations
IL135459A0 (en) A system and method for performing computer processing operations
GB2338325B (en) Data processing method and apparatus for parallel discrete event simulation
GB2303955B (en) Data processing method and apparatus
SG71863A1 (en) A method for processing perfluorocarbon and an apparatus therefor
IL120749A0 (en) Method and apparatus for enhancing performance of a processor in a computer system
EP0780761A3 (fr) Procédé et dispositif de préextraction d'instructions dans un processeur graphique
IL121034A0 (en) Method and apparatus for data processing
HK1003665A1 (en) Method and apparatus for determining wait states on a per cycle basis in a data processing system
GB2337712B (en) Method and apparatus for processing a peripheral portion
EP0696003A3 (fr) Procédé et appareil de traitement de docoments
EP0686941A3 (fr) Procédé et appareil de traitement graphique
SG71759A1 (en) Apparatus and method for data processing
GB9516977D0 (en) Processing apparatus and method and computer software therefor
GB2324890B (en) Data processing method and apparatus
GB9426273D0 (en) Improved data processing method and apparatus
GB2338092B (en) A data processing apparatus and its data processing method
GB2332637B (en) Apparatus and method for processing
AU7561598A (en) Method and apparatus for activating programs/features in a computer
AU7627598A (en) Method and apparatus for improved transaction processing in a distributed compu ting environment