NO180698C - Datainngangskrets med digital faselåst slöyfe - Google Patents

Datainngangskrets med digital faselåst slöyfe

Info

Publication number
NO180698C
NO180698C NO881209A NO881209A NO180698C NO 180698 C NO180698 C NO 180698C NO 881209 A NO881209 A NO 881209A NO 881209 A NO881209 A NO 881209A NO 180698 C NO180698 C NO 180698C
Authority
NO
Norway
Prior art keywords
data input
input circuit
locked loop
digital phase
digital
Prior art date
Application number
NO881209A
Other languages
English (en)
Norwegian (no)
Other versions
NO180698B (no
NO881209D0 (no
NO881209L (no
Inventor
Glenn Keller
Original Assignee
Escom Ag
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Escom Ag filed Critical Escom Ag
Publication of NO881209D0 publication Critical patent/NO881209D0/no
Publication of NO881209L publication Critical patent/NO881209L/no
Publication of NO180698B publication Critical patent/NO180698B/no
Publication of NO180698C publication Critical patent/NO180698C/no

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10—Digital recording or reproducing
    • G11B20/14—Digital recording or reproducing using self-clocking codes
    • G11B20/1403—Digital recording or reproducing using self-clocking codes characterised by the use of two levels
    • G11B20/1407—Digital recording or reproducing using self-clocking codes characterised by the use of two levels code representation depending on a single bit, i.e. where a one is always represented by a first code symbol while a zero is always represented by a second code symbol
    • G11B20/1419—Digital recording or reproducing using self-clocking codes characterised by the use of two levels code representation depending on a single bit, i.e. where a one is always represented by a first code symbol while a zero is always represented by a second code symbol to or from biphase level coding, i.e. to or from codes where a one is coded as a transition from a high to a low level during the middle of a bit cell and a zero is encoded as a transition from a low to a high level during the middle of a bit cell or vice versa, e.g. split phase code, Manchester code conversion to or from biphase space or mark coding, i.e. to or from codes where there is a transition at the beginning of every bit cell and a one has no second transition and a zero has a second transition one half of a bit period later or vice versa, e.g. double frequency code, FM code
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/32—Handling requests for interconnection or transfer for access to input/output bus using combination of interrupt and burst mode transfer
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/16—Sound input; Sound output
    • G06F3/162—Interface to dedicated audio devices, e.g. audio drivers, interface to CODECs
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0668—Interfaces specially adapted for storage systems adopting a particular infrastructure
    • G06F3/0671—In-line storage system
    • G06F3/0673—Single storage device

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Human Computer Interaction (AREA)
  • Signal Processing (AREA)
  • Multimedia (AREA)
  • Health & Medical Sciences (AREA)
  • Audiology, Speech & Language Pathology (AREA)
  • General Health & Medical Sciences (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Error Detection And Correction (AREA)
  • Signal Processing For Digital Recording And Reproducing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
NO881209A 1986-07-18 1988-03-18 Datainngangskrets med digital faselåst slöyfe NO180698C (no)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US06/886,615 US4780844A (en) 1986-07-18 1986-07-18 Data input circuit with digital phase locked loop
PCT/US1987/001624 WO1988000733A1 (en) 1986-07-18 1987-07-14 Data input circuit with digital phase locked loop

Publications (4)

Publication Number Publication Date
NO881209D0 NO881209D0 (no) 1988-03-18
NO881209L NO881209L (no) 1988-03-18
NO180698B NO180698B (no) 1997-02-17
NO180698C true NO180698C (no) 1997-05-28

Family

ID=25389384

Family Applications (1)

Application Number Title Priority Date Filing Date
NO881209A NO180698C (no) 1986-07-18 1988-03-18 Datainngangskrets med digital faselåst slöyfe

Country Status (12)

Country Link
US (1) US4780844A (ko)
EP (1) EP0316340B1 (ko)
JP (1) JP2679791B2 (ko)
KR (1) KR950012077B1 (ko)
AU (1) AU593678B2 (ko)
CA (1) CA1283479C (ko)
DE (1) DE3788804T2 (ko)
IL (1) IL83202A (ko)
IN (2) IN167723B (ko)
NO (1) NO180698C (ko)
WO (1) WO1988000733A1 (ko)
ZA (1) ZA875209B (ko)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4930142A (en) * 1988-12-06 1990-05-29 Stac, Inc. Digital phase lock loop
US5475656A (en) * 1989-09-27 1995-12-12 Hitachi, Ltd. Optical disk memory and information processing apparatus
US5109394A (en) * 1990-12-24 1992-04-28 Ncr Corporation All digital phase locked loop
EP0640261A4 (en) * 1992-05-14 1995-04-05 Vlsi Technology, Inc. Data transmission delaying circuit using time-multiplexed latch enable signals.
US5436937A (en) * 1993-02-01 1995-07-25 Motorola, Inc. Multi-mode digital phase lock loop
US5406061A (en) * 1993-06-19 1995-04-11 Opticon Inc. Bar code scanner operable at different frequencies
JPH0784667A (ja) * 1993-09-14 1995-03-31 Fujitsu Ltd クロックドライバの異常監視方法及び装置
EP0671829B1 (en) * 1994-03-11 2006-06-28 Fujitsu Limited Clock regeneration circuit
US5553100A (en) * 1994-04-01 1996-09-03 National Semiconductor Corporation Fully digital data separator and frequency multiplier
US5463351A (en) * 1994-09-29 1995-10-31 Motorola, Inc. Nested digital phase lock loop
JP2877198B2 (ja) * 1996-05-02 1999-03-31 日本電気株式会社 ディジタルｐｌｌ回路及びその起動方法
US5859881A (en) * 1996-06-07 1999-01-12 International Business Machines Corporation Adaptive filtering method and apparatus to compensate for a frequency difference between two clock sources
US5983371A (en) * 1997-07-11 1999-11-09 Marathon Technologies Corporation Active failure detection
JP3715498B2 (ja) * 2000-02-28 2005-11-09 富士通株式会社 信号制御装置、伝送システム及び信号乗せ換え制御方法
US20080046684A1 (en) * 2006-08-17 2008-02-21 International Business Machines Corporation Multithreaded multicore uniprocessor and a heterogeneous multiprocessor incorporating the same
US8402303B2 (en) * 2011-04-29 2013-03-19 Seagate Technology Llc Method for encoder frequency shift compensation

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4357707A (en) * 1979-04-11 1982-11-02 Pertec Computer Corporation Digital phase lock loop for flexible disk data recovery system
JPS5720052A (en) * 1980-07-11 1982-02-02 Toshiba Corp Input data synchronizing circuit
US4470082A (en) * 1982-07-06 1984-09-04 Storage Technology Corporation Digital clocking and detection system for a digital storage system
JPS5977633A (ja) * 1982-10-26 1984-05-04 Nippon Gakki Seizo Kk デイスク再生装置におけるクロツク再生回路
US4550391A (en) * 1983-02-22 1985-10-29 Western Digital Corporation Data capture window extension circuit
IT1206332B (it) * 1983-10-25 1989-04-14 Honeywell Inf Systems Apparato digitale per sistema di recupero di informazioni binarie registrate su supporti magnetici.
DE3483265D1 (de) * 1984-06-25 1990-10-25 Ibm Mtl-speicherzelle mit inhaerenter mehrfachfaehigkeit.
US4633488A (en) * 1984-11-13 1986-12-30 Digital Equipment Corporation Phase-locked loop for MFM data recording
US4618898A (en) * 1984-12-20 1986-10-21 Advanced Micro Devices, Inc. Method and apparatus for reading a disk
US4639680A (en) * 1985-04-12 1987-01-27 Sperry Corporation Digital phase and frequency detector

Also Published As

Publication number Publication date
AU7759787A (en) 1988-02-10
CA1283479C (en) 1991-04-23
EP0316340A1 (en) 1989-05-24
KR950012077B1 (ko) 1995-10-13
EP0316340A4 (en) 1991-07-17
US4780844A (en) 1988-10-25
DE3788804D1 (de) 1994-02-24
JPH01503342A (ja) 1989-11-09
WO1988000733A1 (en) 1988-01-28
IN167723B (ko) 1990-12-15
AU593678B2 (en) 1990-02-15
NO180698B (no) 1997-02-17
EP0316340B1 (en) 1994-01-12
IL83202A (en) 1991-11-21
DE3788804T2 (de) 1994-04-28
ZA875209B (en) 1988-08-31
IL83202A0 (en) 1987-12-31
NO881209D0 (no) 1988-03-18
NO881209L (no) 1988-03-18
IN168920B (ko) 1991-07-13
KR880701910A (ko) 1988-11-07
JP2679791B2 (ja) 1997-11-19

Similar Documents

Publication Publication Date Title
FI883234A0 (fi) Digitaaliohjattu vaihelukittu piirijärjestelmä
EP0244122A3 (en) Clock recovery digital phase-locked loop
DE3264564D1 (en) Phase-locked loop circuit
DE3682305D1 (de) Integrierte digitale schaltungen.
EP0252444A3 (en) Digital phase-locked loops
DE3766179D1 (de) Digitale heterodynschaltung mit pipeline-struktur.
NO180698C (no) Datainngangskrets med digital faselåst slöyfe
NO173719C (no) Digital, faselaast sloeyfekrets med hoey opploesning
KR860004515A (ko) 위상 동기 루프회로 및 직접 혼합 동기 에이엠(am) 수신기
DE3268401D1 (en) Phase-locked loop circuit
DE3677922D1 (de) Digitale phasenverriegelte schleifenschaltungen.
DK106887D0 (da) Digitalt faseforskydningskredsloeb
DE3485782D1 (de) Taktsynchronisierungsschaltung.
KR860005533A (ko) Pll 회로
FR2615677B1 (fr) Circuit de boucle de verrouillage de phase numerique
DE3855342D1 (de) Digitale Phasenregelschleifen-Anordnung
DE3684525D1 (de) Digitale integrierte schaltungen.
DE3855314D1 (de) Dateneingangsschaltung mit Signalspeicherschaltung
DE3881457D1 (de) Veraenderliche bitraten-taktwiedergewinnungsschaltung.
DE3886740D1 (de) Digitale Deemphasisschaltung.
DE3686615D1 (de) Digitale integrierte schaltungen.
DE69304096D1 (de) Digitale PLL-Schaltung
GB8714766D0 (en) Phase-locked loop circuit
DE3585640D1 (de) Pll-schaltung.
FR2607990B1 (fr) Circuit limiteur numerique