DE3684525D1 - Digitale integrierte schaltungen. - Google Patents

Digitale integrierte schaltungen.

Info

Publication number
DE3684525D1
DE3684525D1 DE8686304749T DE3684525T DE3684525D1 DE 3684525 D1 DE3684525 D1 DE 3684525D1 DE 8686304749 T DE8686304749 T DE 8686304749T DE 3684525 T DE3684525 T DE 3684525T DE 3684525 D1 DE3684525 D1 DE 3684525D1
Authority
DE
Germany
Prior art keywords
integrated circuits
digital integrated
digital
circuits
integrated
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE8686304749T
Other languages
English (en)
Inventor
Peter Leo Lawrence Desyllas
Finbar Naven
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Services Ltd
Original Assignee
Fujitsu Services Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Services Ltd filed Critical Fujitsu Services Ltd
Application granted granted Critical
Publication of DE3684525D1 publication Critical patent/DE3684525D1/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317Testing of digital circuits
    • G01R31/3181Functional testing
    • G01R31/3185Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318536Scan chain arrangements, e.g. connections, test bus, analog signals
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317Testing of digital circuits
    • G01R31/3181Functional testing
    • G01R31/3185Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318555Control logic
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/22Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/2205Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
    • G06F11/2236Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested to test CPU or processors

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Tests Of Electronic Circuits (AREA)
DE8686304749T 1985-07-25 1986-06-20 Digitale integrierte schaltungen. Expired - Fee Related DE3684525D1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
GB858518859A GB8518859D0 (en) 1985-07-25 1985-07-25 Digital integrated circuits

Publications (1)

Publication Number Publication Date
DE3684525D1 true DE3684525D1 (de) 1992-04-30

Family

ID=10582877

Family Applications (1)

Application Number Title Priority Date Filing Date
DE8686304749T Expired - Fee Related DE3684525D1 (de) 1985-07-25 1986-06-20 Digitale integrierte schaltungen.

Country Status (4)

Country Link
US (1) US4730316A (de)
EP (1) EP0209982B1 (de)
DE (1) DE3684525D1 (de)
GB (1) GB8518859D0 (de)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL192801C (nl) * 1986-09-10 1998-02-03 Philips Electronics Nv Werkwijze voor het testen van een drager met meerdere digitaal-werkende geïntegreerde schakelingen, geïntegreerde schakeling geschikt voor het aanbrengen op een aldus te testen drager, en drager voorzien van meerdere van zulke geïntegreerde schakelingen.
JPH01270683A (ja) * 1988-04-22 1989-10-27 Mitsubishi Electric Corp 半導体集積回路
KR910005615B1 (ko) * 1988-07-18 1991-07-31 삼성전자 주식회사 프로그래머블 순차코오드 인식회로
DE3911939A1 (de) * 1989-04-12 1990-10-18 Philips Patentverwaltung Integrierte schaltungsanordnung
US5161159A (en) * 1990-08-17 1992-11-03 Sgs-Thomson Microelectronics, Inc. Semiconductor memory with multiple clocking for test mode entry
EP0475588B1 (de) * 1990-08-17 1996-06-26 STMicroelectronics, Inc. Halbleiter-Speicher mit unterdrücktem Testmodus-Eingang während des Strom-Einschaltens
TW211094B (en) * 1992-04-30 1993-08-11 American Telephone & Telegraph Built-in self-test network
US5462532A (en) * 1993-03-17 1995-10-31 Origin Medsystems, Inc. Trocar with safety sensing sleeve
JPH10502181A (ja) * 1994-06-20 1998-02-24 ネオマジック・コーポレイション メモリインタフェースのないグラフィックスコントローラ集積回路
GB2307568B (en) * 1995-11-22 1998-06-03 Holtek Microelectronics Inc A test method for testing a micro-controller
US7249298B2 (en) * 2002-04-30 2007-07-24 Samsung Electronics Co., Ltd. Multiple scan chains with pin sharing
GB2399890B (en) * 2002-04-30 2005-06-15 Samsung Electronics Co Ltd Multiple scan chains with pin sharing

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4019033A (en) * 1975-12-29 1977-04-19 Honeywell Information Systems, Inc. Control store checking system and method
US4326266A (en) * 1979-10-16 1982-04-20 Burroughs Corporation Monitoring system for a modular digital data processor
US4357703A (en) * 1980-10-09 1982-11-02 Control Data Corporation Test system for LSI circuits resident on LSI chips
GB2121997B (en) * 1982-06-11 1985-10-09 Int Computers Ltd Testing modular data processing systems
US4488259A (en) * 1982-10-29 1984-12-11 Ibm Corporation On chip monitor
US4521884A (en) * 1982-11-08 1985-06-04 International Business Machines Corporation Method and apparatus for error data feedback in a diskette drive
NO843375L (no) * 1983-10-06 1985-04-09 Honeywell Inf Systems Databehandlingssystem og fremgangsmaate til vedlikehold samt anrodning
US4597080A (en) * 1983-11-14 1986-06-24 Texas Instruments Incorporated Architecture and method for testing VLSI processors

Also Published As

Publication number Publication date
US4730316A (en) 1988-03-08
EP0209982A3 (en) 1989-03-08
EP0209982A2 (de) 1987-01-28
EP0209982B1 (de) 1992-03-25
GB8518859D0 (en) 1985-08-29

Similar Documents

Publication Publication Date Title
DE3682305D1 (de) Integrierte digitale schaltungen.
NL191912C (nl) Geïntegreerd circuit.
DE3587715D1 (de) Integrierte Schaltung.
DE3751376D1 (de) Schaltungselement.
DE3766179D1 (de) Digitale heterodynschaltung mit pipeline-struktur.
DE3588155D1 (de) Digitale IC-Vorrichtung
FI860960A0 (fi) Mottagare foer mottagande av digital ljud/datainformation.
DK165386A (da) Digitale faselaasede kredse
DE3579212D1 (de) Digitale hilfsvorrichtung.
DE3575246D1 (de) Stromflussumkehrschaltkreis.
DE3677922D1 (de) Digitale phasenverriegelte schleifenschaltungen.
NO881209D0 (no) Datainngangskrets med digital fastlaast sloeyfe.
DE3684525D1 (de) Digitale integrierte schaltungen.
DE3584601D1 (de) Digitale konferenzschaltung.
DE3673816D1 (de) Schnittstellenschaltung.
DE3482084D1 (de) Integrierte schaltung.
DE3683242D1 (de) Doppelredundante fehlermaskierende logische schaltungen.
DE3886740D1 (de) Digitale Deemphasisschaltung.
DE3686615D1 (de) Digitale integrierte schaltungen.
DE3784212D1 (de) Digitale stummschaltung.
DE3687785T2 (de) Integrierte schaltungen.
DE3585001D1 (de) Multiphasen-synchronisierungsschaltung.
DE68924299T2 (de) Schnittstellenschaltung.
DE3578354D1 (de) Sequentielle auswahlschaltungen.
DE3787037D1 (de) Halteschaltung.

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee