NL8502768A - Dataverwerkingsinrichting, die uit meerdere, parallel-werkende dataverwerkingsmodules bestaat, multipel redundante klokinrichting, bevattende een aantal onderling zelf-synchroniserende klokschakelingen voor gebruik in zo een dataverwerkingsinrichting, en klokschakeling voor gebruik in zo een klokinrichting. - Google Patents

Dataverwerkingsinrichting, die uit meerdere, parallel-werkende dataverwerkingsmodules bestaat, multipel redundante klokinrichting, bevattende een aantal onderling zelf-synchroniserende klokschakelingen voor gebruik in zo een dataverwerkingsinrichting, en klokschakeling voor gebruik in zo een klokinrichting. Download PDF

Info

Publication number
NL8502768A
NL8502768A NL8502768A NL8502768A NL8502768A NL 8502768 A NL8502768 A NL 8502768A NL 8502768 A NL8502768 A NL 8502768A NL 8502768 A NL8502768 A NL 8502768A NL 8502768 A NL8502768 A NL 8502768A
Authority
NL
Netherlands
Prior art keywords
clock
signal
output
majority
circuit
Prior art date
Application number
NL8502768A
Other languages
English (en)
Dutch (nl)
Original Assignee
Philips Nv
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Philips Nv filed Critical Philips Nv
Priority to NL8502768A priority Critical patent/NL8502768A/nl
Priority to DE3632205A priority patent/DE3632205C2/de
Priority to GB8623975A priority patent/GB2181580B/en
Priority to FR8613924A priority patent/FR2591770B1/fr
Priority to SE8604262A priority patent/SE469097B/sv
Priority to JP61237265A priority patent/JP2505771B2/ja
Priority to US06/916,348 priority patent/US4839855A/en
Publication of NL8502768A publication Critical patent/NL8502768A/nl

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1604—Error detection or correction of the data by redundancy in hardware where the fault affects the clock signals of a processing unit and the redundancy is at or within the level of clock signal generation hardware
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/12—Synchronisation of different clock signals provided by a plurality of clock generators
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/18—Error detection or correction of the data by redundancy in hardware using passive fault-masking of the redundant circuits
    • G06F11/187—Voting techniques
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/18—Error detection or correction of the data by redundancy in hardware using passive fault-masking of the redundant circuits
    • G06F11/183—Error detection or correction of the data by redundancy in hardware using passive fault-masking of the redundant circuits by voting, the voting not being performed by the redundant components
    • G06F11/184—Error detection or correction of the data by redundancy in hardware using passive fault-masking of the redundant circuits by voting, the voting not being performed by the redundant components where the redundant components implement processing functionality
    • G06F11/185—Error detection or correction of the data by redundancy in hardware using passive fault-masking of the redundant circuits by voting, the voting not being performed by the redundant components where the redundant components implement processing functionality and the voting is itself performed redundantly

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Quality & Reliability (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Hardware Redundancy (AREA)
  • Multi Processors (AREA)
NL8502768A 1985-10-10 1985-10-10 Dataverwerkingsinrichting, die uit meerdere, parallel-werkende dataverwerkingsmodules bestaat, multipel redundante klokinrichting, bevattende een aantal onderling zelf-synchroniserende klokschakelingen voor gebruik in zo een dataverwerkingsinrichting, en klokschakeling voor gebruik in zo een klokinrichting. NL8502768A (nl)

Priority Applications (7)

Application Number Priority Date Filing Date Title
NL8502768A NL8502768A (nl) 1985-10-10 1985-10-10 Dataverwerkingsinrichting, die uit meerdere, parallel-werkende dataverwerkingsmodules bestaat, multipel redundante klokinrichting, bevattende een aantal onderling zelf-synchroniserende klokschakelingen voor gebruik in zo een dataverwerkingsinrichting, en klokschakeling voor gebruik in zo een klokinrichting.
DE3632205A DE3632205C2 (de) 1985-10-10 1986-09-23 Aus mehreren parallel arbeitenden Datenverarbeitungsmoduln bestehende Datenverarbeitungsanordnung mit einer mehrfach redundanten Taktanordnung
GB8623975A GB2181580B (en) 1985-10-10 1986-10-06 Data processing device
FR8613924A FR2591770B1 (fr) 1985-10-10 1986-10-07 Dispositif de traitement de donnees forme de plusieurs modules de traitement de donnees fonctionnant en parallele, dispositif d'horloge a redondance multiple comportant plusieurs circuits d'horloge a autosynchronisation reciproque a utiliser dans un tel dispositif de traitement de donnees et circuit d'horloge a utiliser dans un tel dispositif d'horloge
SE8604262A SE469097B (sv) 1985-10-10 1986-10-07 Databehandlingsanordning bestaaende av ett flertal parallellarbetande databehandlingsmoduler
JP61237265A JP2505771B2 (ja) 1985-10-10 1986-10-07 デ―タ処理装置
US06/916,348 US4839855A (en) 1985-10-10 1986-10-07 Multiple redundant clock circuit

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
NL8502768 1985-10-10
NL8502768A NL8502768A (nl) 1985-10-10 1985-10-10 Dataverwerkingsinrichting, die uit meerdere, parallel-werkende dataverwerkingsmodules bestaat, multipel redundante klokinrichting, bevattende een aantal onderling zelf-synchroniserende klokschakelingen voor gebruik in zo een dataverwerkingsinrichting, en klokschakeling voor gebruik in zo een klokinrichting.

Publications (1)

Publication Number Publication Date
NL8502768A true NL8502768A (nl) 1987-05-04

Family

ID=19846697

Family Applications (1)

Application Number Title Priority Date Filing Date
NL8502768A NL8502768A (nl) 1985-10-10 1985-10-10 Dataverwerkingsinrichting, die uit meerdere, parallel-werkende dataverwerkingsmodules bestaat, multipel redundante klokinrichting, bevattende een aantal onderling zelf-synchroniserende klokschakelingen voor gebruik in zo een dataverwerkingsinrichting, en klokschakeling voor gebruik in zo een klokinrichting.

Country Status (7)

Country Link
US (1) US4839855A (sv)
JP (1) JP2505771B2 (sv)
DE (1) DE3632205C2 (sv)
FR (1) FR2591770B1 (sv)
GB (1) GB2181580B (sv)
NL (1) NL8502768A (sv)
SE (1) SE469097B (sv)

Families Citing this family (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5204952A (en) * 1988-07-18 1993-04-20 Northern Telecom Limited Duplex processor arrangement for a switching system
US4984241A (en) * 1989-01-23 1991-01-08 The Boeing Company Tightly synchronized fault tolerant clock
ATE134284T1 (de) * 1989-04-28 1996-02-15 Siemens Ag Taktverteilereinrichtung
US5204944A (en) * 1989-07-28 1993-04-20 The Trustees Of Columbia University In The City Of New York Separable image warping methods and systems using spatial lookup tables
ES2083404T3 (es) * 1989-08-28 1996-04-16 Siemens Ag Alimentacion de impulsos de reloj de repuesto de operacion para sistemas digitales.
US5263163A (en) * 1990-01-19 1993-11-16 Codex Corporation Arbitration among multiple users of a shared resource
FI87867C (sv) * 1991-01-09 1993-02-25 Telenokia Oy Oskillatorenhet med en säkrad frekvensstabilitet
US5379415A (en) * 1992-09-29 1995-01-03 Zitel Corporation Fault tolerant memory system
US5726593A (en) * 1992-10-27 1998-03-10 Nokia Telecommunications Oy Method and circuit for switching between a pair of asynchronous clock signals
US5377206A (en) * 1993-02-03 1994-12-27 Honeywell Inc. Multiple-channel fault-tolerant clock system
US5377205A (en) * 1993-04-15 1994-12-27 The Boeing Company Fault tolerant clock with synchronized reset
US5642069A (en) * 1994-04-26 1997-06-24 Unisys Corporation Clock signal loss detection and recovery apparatus in multiple clock signal system
US5537583A (en) * 1994-10-11 1996-07-16 The Boeing Company Method and apparatus for a fault tolerant clock with dynamic reconfiguration
US5477180A (en) * 1994-10-11 1995-12-19 At&T Global Information Solutions Company Circuit and method for generating a clock signal
US5689643A (en) * 1994-12-09 1997-11-18 O'hanlan; Thomas B. Communication device for transmitting asynchronous formatted data synchronously
US5559459A (en) * 1994-12-29 1996-09-24 Stratus Computer, Inc. Clock signal generation arrangement including digital noise reduction circuit for reducing noise in a digital clocking signal
KR960024899A (ko) * 1994-12-31 1996-07-20 김주용 대표값 선택기와 그 구현 방법
US5568097A (en) * 1995-09-25 1996-10-22 International Business Machines Inc. Ultra high availability clock chip
US5886557A (en) * 1996-06-28 1999-03-23 Emc Corporation Redundant clock signal generating circuitry
US5784386A (en) * 1996-07-03 1998-07-21 General Signal Corporation Fault tolerant synchronous clock distribution
SE9702176L (sv) * 1997-06-06 1998-12-07 Ericsson Telefon Ab L M En maskinvarukonstruktion för majoritetsval, samt test och underhåll av majoritetsval
US6631483B1 (en) * 1999-06-08 2003-10-07 Cisco Technology, Inc. Clock synchronization and fault protection for a telecommunications device
US7350116B1 (en) 1999-06-08 2008-03-25 Cisco Technology, Inc. Clock synchronization and fault protection for a telecommunications device
DE19947662A1 (de) * 1999-10-04 2001-04-12 Bayerische Motoren Werke Ag Betriebsverfahren für einen Datenbus
DE10023166A1 (de) * 2000-05-11 2001-11-15 Alcatel Sa Mehrrechner-System
US6718474B1 (en) 2000-09-21 2004-04-06 Stratus Technologies Bermuda Ltd. Methods and apparatus for clock management based on environmental conditions
US6525590B2 (en) * 2001-02-01 2003-02-25 Intersil Americas Inc. Spatially redundant and complementary semiconductor device-based, single event transient-resistant linear amplifier circuit architecture
JP3492655B2 (ja) 2001-08-20 2004-02-03 エヌイーシーシステムテクノロジー株式会社 電子機器
US7288980B2 (en) * 2002-11-05 2007-10-30 Ip-First, Llc Multiple mode clock receiver
US6970045B1 (en) 2003-06-25 2005-11-29 Nel Frequency Controls, Inc. Redundant clock module
US7224178B2 (en) * 2004-12-17 2007-05-29 National Tsing Hua University Circuit re-synthesis and method for delay variation tolerance

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3667057A (en) * 1970-05-22 1972-05-30 Bendix Corp Method and means for providing an output corresponding to the average of acceptable input signals
US3805235A (en) * 1972-12-26 1974-04-16 Collins Radio Co Equalization means for multi-channel redundant control system
US3900741A (en) * 1973-04-26 1975-08-19 Nasa Fault tolerant clock apparatus utilizing a controlled minority of clock elements
US4239982A (en) * 1978-06-14 1980-12-16 The Charles Stark Draper Laboratory, Inc. Fault-tolerant clock system
NL7909178A (nl) * 1979-12-20 1981-07-16 Philips Nv Rekenmachine met verspreide redundantie welke is verdeeld over verschillende isolatiegebieden voor fouten.
US4375683A (en) * 1980-11-12 1983-03-01 August Systems Fault tolerant computational system and voter circuit
NL8203921A (nl) * 1982-10-11 1984-05-01 Philips Nv Multipel redundant kloksysteem, bevattende een aantal onderling synchroniserende klokken, en klokschakeling voor gebruik in zo een kloksysteem.
US4644498A (en) * 1983-04-04 1987-02-17 General Electric Company Fault-tolerant real time clock

Also Published As

Publication number Publication date
JPS6292062A (ja) 1987-04-27
SE8604262L (sv) 1987-04-11
FR2591770A1 (fr) 1987-06-19
US4839855A (en) 1989-06-13
DE3632205A1 (de) 1987-04-16
FR2591770B1 (fr) 1988-06-10
GB2181580A (en) 1987-04-23
SE8604262D0 (sv) 1986-10-07
JP2505771B2 (ja) 1996-06-12
DE3632205C2 (de) 1995-11-16
SE469097B (sv) 1993-05-10
GB8623975D0 (en) 1986-11-12
GB2181580B (en) 1989-09-13

Similar Documents

Publication Publication Date Title
NL8502768A (nl) Dataverwerkingsinrichting, die uit meerdere, parallel-werkende dataverwerkingsmodules bestaat, multipel redundante klokinrichting, bevattende een aantal onderling zelf-synchroniserende klokschakelingen voor gebruik in zo een dataverwerkingsinrichting, en klokschakeling voor gebruik in zo een klokinrichting.
US9571106B2 (en) Delay locked loop circuit
US5321368A (en) Synchronized, digital sequential circuit
JP4090088B2 (ja) 半導体装置システム及び半導体装置
CN1139016C (zh) 用于双数据率定时的时钟等待时间补偿电路
US20140312946A1 (en) Methods and Systems for Calibration of a Delay Locked Loop
US6104228A (en) Phase aligner system and method
EP0103404A2 (en) Self-calibrated clock and timing signal generator
US5475322A (en) Clock frequency multiplying and squaring circuit and method
JPH06103881B2 (ja) クロックスキュー補正回路
US20080036514A1 (en) Mutual-interpolating delay-locked loop for high-frequency multiphase clock generation
BR112020013384A2 (pt) dispositivo de sincronização temporal, dispositivo eletrônico, sistema de sincronização temporal e método de sincronização temporal
CN110492872B (zh) 数字占空比校正电路系统
KR20050061123A (ko) Ｄｄｒ ｓｄｒａｍ 콘트롤러의 데이터 제어회로
US7642865B2 (en) System and method for multiple-phase clock generation
WO1992013305A1 (en) Synchronization of hardware oscillators in a mesh-connected parallel processor
US4788670A (en) Clock voltage supply
NL8502234A (nl) Kloksignaalinrichting voor het regeneren van een kloksignaal.
KR100861340B1 (ko) 지연 고정 루프 및 지연 체인을 설정하는 방법
CN114008921B (zh) 可变延迟电路和半导体集成电路
US6157267A (en) Variable frequency multiple loop ring oscillator
JP4516979B2 (ja) 半導体装置
JP2000195263A (ja) 半導体記憶装置
US4658161A (en) Split phase loop
CN107634739B (zh) 关于可变分频比的分频器

Legal Events

Date Code Title Description
A1B A search report has been drawn up
BV The patent application has lapsed