NL8203312A - Inrichting voor informatieoverdracht via een informatieverdeelleiding. - Google Patents
Inrichting voor informatieoverdracht via een informatieverdeelleiding. Download PDFInfo
- Publication number
- NL8203312A NL8203312A NL8203312A NL8203312A NL8203312A NL 8203312 A NL8203312 A NL 8203312A NL 8203312 A NL8203312 A NL 8203312A NL 8203312 A NL8203312 A NL 8203312A NL 8203312 A NL8203312 A NL 8203312A
- Authority
- NL
- Netherlands
- Prior art keywords
- information
- gate
- signal
- state signal
- microcomputer system
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/10—Program control for peripheral devices
- G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
- G06F13/124—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware is a sequential transfer control unit, e.g. microprocessor, peripheral processor or state-machine
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0668—Interfaces specially adapted for storage systems adopting a particular infrastructure
- G06F3/0671—In-line storage system
- G06F3/0673—Single storage device
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Human Computer Interaction (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Signal Processing For Digital Recording And Reproducing (AREA)
- Bus Control (AREA)
- Debugging And Monitoring (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56132487A JPS5833770A (ja) | 1981-08-24 | 1981-08-24 | デジタルデ−タのプログラム転送方法 |
JP13248781 | 1981-08-24 |
Publications (1)
Publication Number | Publication Date |
---|---|
NL8203312A true NL8203312A (nl) | 1983-03-16 |
Family
ID=15082516
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
NL8203312A NL8203312A (nl) | 1981-08-24 | 1982-08-24 | Inrichting voor informatieoverdracht via een informatieverdeelleiding. |
Country Status (9)
Country | Link |
---|---|
US (1) | US4607328A (fr) |
JP (1) | JPS5833770A (fr) |
AT (1) | AT389951B (fr) |
AU (1) | AU552610B2 (fr) |
CA (1) | CA1186803A (fr) |
DE (1) | DE3231445A1 (fr) |
FR (1) | FR2511790B1 (fr) |
GB (1) | GB2106675B (fr) |
NL (1) | NL8203312A (fr) |
Families Citing this family (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5239628A (en) * | 1985-11-13 | 1993-08-24 | Sony Corporation | System for asynchronously generating data block processing start signal upon the occurrence of processing end signal block start signal |
JP2527458B2 (ja) * | 1988-03-04 | 1996-08-21 | 富士通株式会社 | デ―タ転送制御装置 |
US5128810A (en) * | 1988-08-02 | 1992-07-07 | Cray Research, Inc. | Single disk emulation interface for an array of synchronous spindle disk drives |
US5283791A (en) * | 1988-08-02 | 1994-02-01 | Cray Research Systems, Inc. | Error recovery method and apparatus for high performance disk drives |
US5218689A (en) * | 1988-08-16 | 1993-06-08 | Cray Research, Inc. | Single disk emulation interface for an array of asynchronously operating disk drives |
US5123092A (en) * | 1988-10-21 | 1992-06-16 | Zenith Data Systems Corporation | External expansion bus interface |
JPH03100718A (ja) * | 1989-09-13 | 1991-04-25 | Hitachi Ltd | バッファ付きディスク装置の入出力処理方法 |
JPH0786811B2 (ja) * | 1990-06-19 | 1995-09-20 | 富士通株式会社 | アレイディスク装置のドライブ位置確認方式 |
US5197143A (en) * | 1990-10-01 | 1993-03-23 | Digital Equipment Corporation | Device and method for distributing information in a computer system |
DE69124946T2 (de) * | 1990-11-30 | 1997-09-18 | Ibm | Bidirektionaler FIFO-Puffer zur Schnittstellenbildung zwischen zwei Bussen |
CA2080210C (fr) * | 1992-01-02 | 1998-10-27 | Nader Amini | Dispositif bidirectionnel de stockage de donnees pour unite d'interfacage de bus |
JPH05314073A (ja) * | 1992-05-08 | 1993-11-26 | Nec Corp | プログラム仕様データの部分転送方式 |
JPH06100998B2 (ja) * | 1992-10-02 | 1994-12-12 | インターナショナル・ビジネス・マシーンズ・コーポレイション | データ転送制御用インターフェース回路 |
US6289402B1 (en) * | 1993-07-23 | 2001-09-11 | Amiga Development Llc | Bidirectional data transfer protocol primarily controlled by a peripheral device |
JP2530113B2 (ja) * | 1994-06-29 | 1996-09-04 | インターナショナル・ビジネス・マシーンズ・コーポレイション | デ―タ転送制御用インタ―フェ―ス回路及び磁気ディスク装置 |
US5629644A (en) * | 1995-07-28 | 1997-05-13 | Micron Quantum Devices, Inc. | Adjustable timer circuit |
JP2000305716A (ja) * | 1999-04-23 | 2000-11-02 | Sony Corp | ディスク制御装置及びディスク制御方法 |
Family Cites Families (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB1225252A (fr) * | 1967-04-14 | 1971-03-17 | ||
US3559187A (en) * | 1968-11-13 | 1971-01-26 | Gen Electric | Input/output controller with linked data control words |
GB1428704A (en) * | 1973-04-13 | 1976-03-17 | Int Computers Ltd | Data processing arrangements |
US4000487A (en) * | 1975-03-26 | 1976-12-28 | Honeywell Information Systems, Inc. | Steering code generating apparatus for use in an input/output processing system |
US4006465A (en) * | 1975-05-14 | 1977-02-01 | International Business Machines Corporation | Apparatus for control and data transfer between a serial data transmission medium and a plurality of devices |
CA1062376A (fr) * | 1975-07-08 | 1979-09-11 | Frank Kruglinski | Systeme de commande de memoire |
US4158235A (en) * | 1977-04-18 | 1979-06-12 | Burroughs Corporation | Multi port time-shared associative buffer storage pool |
US4166289A (en) * | 1977-09-13 | 1979-08-28 | Westinghouse Electric Corp. | Storage controller for a digital signal processing system |
ES474428A1 (es) * | 1977-10-25 | 1979-04-16 | Digital Equipment Corp | Un sistema de tratamiento de datos. |
JPS6041782B2 (ja) * | 1978-03-14 | 1985-09-18 | 三洋電機株式会社 | 割込要求方式 |
US4210959A (en) * | 1978-05-10 | 1980-07-01 | Apple Computer, Inc. | Controller for magnetic disc, recorder, or the like |
JPS559283A (en) * | 1978-07-06 | 1980-01-23 | Motoda Jun | Interface circuit system for floppy disc for microcomputer |
US4268906A (en) * | 1978-12-22 | 1981-05-19 | International Business Machines Corporation | Data processor input/output controller |
US4357657A (en) * | 1979-08-24 | 1982-11-02 | Monolithic Systems, Corp. | Floppy-disk interface controller |
US4365294A (en) * | 1980-04-10 | 1982-12-21 | Nizdorf Computer Corporation | Modular terminal system using a common bus |
-
1981
- 1981-08-24 JP JP56132487A patent/JPS5833770A/ja active Granted
-
1982
- 1982-08-18 GB GB08223753A patent/GB2106675B/en not_active Expired
- 1982-08-18 CA CA000409682A patent/CA1186803A/fr not_active Expired
- 1982-08-18 AU AU87271/82A patent/AU552610B2/en not_active Ceased
- 1982-08-24 US US06/410,911 patent/US4607328A/en not_active Expired - Fee Related
- 1982-08-24 AT AT0320282A patent/AT389951B/de not_active IP Right Cessation
- 1982-08-24 NL NL8203312A patent/NL8203312A/nl not_active Application Discontinuation
- 1982-08-24 FR FR8214521A patent/FR2511790B1/fr not_active Expired
- 1982-08-24 DE DE19823231445 patent/DE3231445A1/de not_active Withdrawn
Also Published As
Publication number | Publication date |
---|---|
FR2511790A1 (fr) | 1983-02-25 |
JPS5833770A (ja) | 1983-02-28 |
AT389951B (de) | 1990-02-26 |
DE3231445A1 (de) | 1983-03-31 |
JPH0429102B2 (fr) | 1992-05-18 |
CA1186803A (fr) | 1985-05-07 |
FR2511790B1 (fr) | 1986-03-28 |
US4607328A (en) | 1986-08-19 |
AU8727182A (en) | 1983-03-03 |
AU552610B2 (en) | 1986-06-12 |
ATA320282A (de) | 1989-07-15 |
GB2106675A (en) | 1983-04-13 |
GB2106675B (en) | 1985-06-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4716525A (en) | Peripheral controller for coupling data buses having different protocol and transfer rates | |
NL8203312A (nl) | Inrichting voor informatieoverdracht via een informatieverdeelleiding. | |
US4467447A (en) | Information transferring apparatus | |
AU639589B2 (en) | Dynamic bus arbitration with grant sharing each cycle | |
US4860244A (en) | Buffer system for input/output portion of digital data processing system | |
US4275440A (en) | I/O Interrupt sequencing for real time and burst mode devices | |
US4271466A (en) | Direct memory access control system with byte/word control of data bus | |
US4967398A (en) | Read/write random access memory with data prefetch | |
US4999769A (en) | System with plural clocks for bidirectional information exchange between DMA controller and I/O devices via DMA bus | |
EP0378070A2 (fr) | Méthode et appareil pour limiter l'utilisation d'un bus asynchrone avec commande d'accès distribuée | |
JPS581465B2 (ja) | デ−タ信号の緩衝方式 | |
KR920008448B1 (ko) | 데이터 프로세서 | |
US5471639A (en) | Apparatus for arbitrating for a high speed direct memory access bus | |
US5146572A (en) | Multiple data format interface | |
US4344130A (en) | Apparatus to execute DMA transfer between computing devices using a block move instruction | |
JPH0326866B2 (fr) | ||
US4575796A (en) | Information processing unit | |
US4460959A (en) | Logic control system including cache memory for CPU-memory transfers | |
US4032898A (en) | Interface control unit for transferring sets of characters between a peripheral unit and a computer memory | |
US4878173A (en) | Controller burst multiplexor channel interface | |
US5247640A (en) | Dual access control system including plural magnetic disk control units and contention control circuitry | |
US5799161A (en) | Method and apparatus for concurrent data routing | |
JPS5833766A (ja) | マルチマイクロコンピユ−タ | |
US4888685A (en) | Data conflict prevention for processor with input/output device | |
KR920002830B1 (ko) | 다이렉트 메모리 액세스 제어장치 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A85 | Still pending on 85-01-01 | ||
BV | The patent application has lapsed |