NL8101902A - Veld-effect-transistoren met een kort kanaal. - Google Patents

Veld-effect-transistoren met een kort kanaal. Download PDF

Info

Publication number
NL8101902A
NL8101902A NL8101902A NL8101902A NL8101902A NL 8101902 A NL8101902 A NL 8101902A NL 8101902 A NL8101902 A NL 8101902A NL 8101902 A NL8101902 A NL 8101902A NL 8101902 A NL8101902 A NL 8101902A
Authority
NL
Netherlands
Prior art keywords
layer
silicon dioxide
electrode
oxide
silicon
Prior art date
Application number
NL8101902A
Other languages
English (en)
Dutch (nl)
Original Assignee
Western Electric Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US06/141,120 external-priority patent/US4343082A/en
Application filed by Western Electric Co filed Critical Western Electric Co
Publication of NL8101902A publication Critical patent/NL8101902A/nl

Links

Classifications

    • H01L29/66575
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/027Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
    • H01L21/033Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/283Deposition of conductive or insulating materials for electrodes conducting electric current
    • H01L21/285Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
    • H01L21/28506Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
    • H01L21/28512Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table
    • H01L21/28518Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table the conductive layers comprising silicides
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321After treatment
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L29/41783

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Inorganic Chemistry (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Electrodes Of Semiconductors (AREA)
NL8101902A 1980-04-17 1981-04-16 Veld-effect-transistoren met een kort kanaal. NL8101902A (nl)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US14112180A 1980-04-17 1980-04-17
US14112180 1980-04-17
US14112080 1980-04-17
US06/141,120 US4343082A (en) 1980-04-17 1980-04-17 Method of making contact electrodes to silicon gate, and source and drain regions, of a semiconductor device

Publications (1)

Publication Number Publication Date
NL8101902A true NL8101902A (nl) 1981-11-16

Family

ID=26838805

Family Applications (1)

Application Number Title Priority Date Filing Date
NL8101902A NL8101902A (nl) 1980-04-17 1981-04-16 Veld-effect-transistoren met een kort kanaal.

Country Status (5)

Country Link
DE (1) DE3115596A1 (ja)
FR (1) FR2481005A1 (ja)
GB (1) GB2074374B (ja)
IT (1) IT1135748B (ja)
NL (1) NL8101902A (ja)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CA1197926A (en) * 1981-12-16 1985-12-10 William D. Ryden Zero drain overlap and self-aligned contacts and contact methods for mod devices
DE3211761A1 (de) * 1982-03-30 1983-10-06 Siemens Ag Verfahren zum herstellen von integrierten mos-feldeffekttransistorschaltungen in siliziumgate-technologie mit silizid beschichteten diffusionsgebieten als niederohmige leiterbahnen
FR2525029A1 (fr) * 1982-04-08 1983-10-14 Commissariat Energie Atomique Procede d'isolation d'une ligne conductrice dans un circuit integre et procede de fabrication d'un transistor mos utilisant un tel procede d'isolation
US4485550A (en) * 1982-07-23 1984-12-04 At&T Bell Laboratories Fabrication of schottky-barrier MOS FETs
JPS59106172A (ja) * 1982-12-07 1984-06-19 インタ−ナシヨナル ビジネス マシ−ンズ コ−ポレ−シヨン 電界効果トランジスタの製造方法
JPS59210642A (ja) * 1983-05-16 1984-11-29 Hitachi Ltd 半導体装置の製造方法
US4453306A (en) * 1983-05-27 1984-06-12 At&T Bell Laboratories Fabrication of FETs

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4141022A (en) * 1977-09-12 1979-02-20 Signetics Corporation Refractory metal contacts for IGFETS

Also Published As

Publication number Publication date
IT1135748B (it) 1986-08-27
IT8121239A0 (it) 1981-04-16
GB2074374B (en) 1984-04-26
GB2074374A (en) 1981-10-28
DE3115596C2 (ja) 1988-04-14
FR2481005B1 (ja) 1983-10-21
DE3115596A1 (de) 1982-04-01
FR2481005A1 (fr) 1981-10-23

Similar Documents

Publication Publication Date Title
US4343082A (en) Method of making contact electrodes to silicon gate, and source and drain regions, of a semiconductor device
US4384301A (en) High performance submicron metal-oxide-semiconductor field effect transistor device structure
JP2917922B2 (ja) 半導体装置及びその製造方法
US5912492A (en) Integrated circuit structure incorporating a metal oxide semiconductor field effect transistor (MOSFET) having improved hot carrier immunity
US6017823A (en) Method of forming a MOS field effect transistor with improved gate side wall insulation films
US20070166905A1 (en) Method of manufacturing semiconductor device with trench
US4212684A (en) CISFET Processing including simultaneous doping of silicon components and FET channels
US4598461A (en) Methods of making self-aligned power MOSFET with integral source-base short
JPS5814068B2 (ja) 自動的に位置合せされたド−ピング領域を形成する方法
WO2007001988A2 (en) Structure and method for forming laterally extending dielectric layer in a trench-gate fet
US4516143A (en) Self-aligned power MOSFET with integral source-base short and methods of making
US4402128A (en) Method of forming closely spaced lines or contacts in semiconductor devices
KR20030007675A (ko) 전계 효과 트랜지스터 구조체 및 제조 방법
US5891771A (en) Recessed structure for shallow trench isolation and salicide process
USRE32613E (en) Method of making contact electrodes to silicon gate, and source and drain regions, of a semiconductor device
JPH0622240B2 (ja) バイポーラ・トランジスタ・デバイスの製造方法
NL8101902A (nl) Veld-effect-transistoren met een kort kanaal.
JPS6046831B2 (ja) 半導体装置の製造方法
US5314833A (en) Method of manufacturing GaAs metal semiconductor field effect transistor
JP2002026323A (ja) トレンチ底部に厚いポリシリコン絶縁層を有するトレンチゲート型misデバイスの製造方法
US6373108B1 (en) Semiconductor device having reduced sheet resistance of source/drain regions
US4268952A (en) Method for fabricating self-aligned high resolution non planar devices employing low resolution registration
JPS6326553B2 (ja)
EP0201713A1 (en) Method of making a FET gate by angled evaporation
JPH0640549B2 (ja) Mos半導体装置の製造方法

Legal Events

Date Code Title Description
BA A request for search or an international-type search has been filed
BB A search report has been drawn up
A85 Still pending on 85-01-01
BC A request for examination has been filed
BV The patent application has lapsed